Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2005-03-15
2005-03-15
Park, Ilwoo (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S052000, C370S230000, C370S235000
Reexamination Certificate
active
06868461
ABSTRACT:
A link layer controller comprises a network layer interface, a physical layer interface, and a memory controller. The network layer interface exchanges packets with the network layer system and transfers a status signal to the network layer system. The physical layer interface exchanges the packets with the physical layer system. The memory controller exchanges the packets with the network layer interface, a memory, and the physical layer interface. The memory controller also generates the status signal to indicate available space in the memory.
REFERENCES:
patent: 5007051 (1991-04-01), Dolkas et al.
patent: 5020054 (1991-05-01), May, Jr.
patent: 5970069 (1999-10-01), Kumar et al.
patent: 6018515 (2000-01-01), Sorber
patent: 6104698 (2000-08-01), Fan et al.
patent: 6108515 (2000-08-01), Freeman
patent: 6124878 (2000-09-01), Adams et al.
patent: 6233224 (2001-05-01), Yamashita et al.
patent: 6304578 (2001-10-01), Fluss
patent: 6388999 (2002-05-01), Gorsuch et al.
patent: 6449281 (2002-09-01), Smith
De-Leon Moshe
Mirkhani Reza
Spencer Samuel L.
Kind Keith
Mindspeed Technologies Inc.
Park Ilwoo
LandOfFree
Link layer controller that provides a memory status signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Link layer controller that provides a memory status signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Link layer controller that provides a memory status signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3369328