Semiconductor device manufacturing: process – With measuring or testing – Optical characteristic sensed
Patent
1997-09-15
1998-09-08
Graybill, David
Semiconductor device manufacturing: process
With measuring or testing
Optical characteristic sensed
2502521, 2504923, 250307, 250311, 382151, G01D 1800, G06K 928
Patent
active
058044604
ABSTRACT:
Illustratively, the present invention includes a method of integrated circuit manufacturing which includes forming a raised topological feature upon a first substrate. A portion of the raised feature is removed, thereby exposing a cross sectional view of the raised feature with the substrate remaining substantially undamaged. The cross sectional view has a critical dimension. The critical dimension of the cross sectional view is measured using a first measuring instrument. Then the critical dimension is measured using a second measuring instrument. The measurements of the first and second measuring instruments are correlated. Then, using the second measuring instrument, raised features via plurality of second substrates are measured.
REFERENCES:
patent: 4221965 (1980-09-01), Konishi et al.
patent: 4755047 (1988-07-01), Kato et al.
patent: 4766411 (1988-08-01), Seiler et al.
patent: 4943722 (1990-07-01), Breton et al.
patent: 5029250 (1991-07-01), Komatsu et al.
patent: 5081353 (1992-01-01), Yamada et al.
patent: 5106771 (1992-04-01), Emerson et al.
patent: 5140164 (1992-08-01), Talbot et al.
patent: 5229607 (1993-07-01), Matsui et al.
patent: 5444242 (1995-08-01), Larson et al.
Patent No. European Search Report, issued in England on Apr. 4, 1997 to 95309307.7.
N. L. Istomina et al, "Short Length Gauges For Monitoring The Manufacture of Integrated Circuits", Measurement Techniques, vol. 35, No. 1, 1 Jan. 1992, pp. 36-40.
Timothy R. Corle, "Submicron Metrology In The Semiconductor Industry", Solid State Electronics, vol. 35, No. 3, 1 Mar. 1992, pp. 391-402.
M. W. Cresswell et al, Proceedings Of the International Conference on Microelectronic Test Structures (ICMTS), Barcelona, Mar. 22-25, 1993, "Test Structure For The In-Plane Locations Of Projected Features With Nanometer-Level Accuracy Traceable To A Coordinate Measurement System", pp. 255-261.
Focused Ion Beam Applications for Design and Product Analysis J. A. Lange and S. Czapski, Motorola, Inc. Austin, TX.
Microfocused Ion Beam Applications in Microelectronics L. R. Harriott, AT&T Bell Laboratories, 600 Mountain Avenue, Murray Hill, NJ 07974, USA. 25 Jul. 1988.
Applications of Focused Ion Beams Indrajit Banerjee and Richard H. Livengood, Intel Corporation, Santa Clara, California 95052.
Bindell Jeffrey Bruce
Dare Richard J.
Plew Larry E.
Schrope Dennis Earl
Stevie Fred Anthony
Graybill David
Grillo Anthony
Lucent Technologies - Inc.
LandOfFree
Linewidth metrology of integrated circuit structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linewidth metrology of integrated circuit structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linewidth metrology of integrated circuit structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1281421