Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2004-10-05
2010-11-02
Fan, Chieh M (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S376000
Reexamination Certificate
active
07826581
ABSTRACT:
An apparatus and method are disclosed synchronization of a clock signal to a data signal. The apparatus includes a phase lock and tracking logic circuit configured to detect a plurality of values. Each of the plurality of values indicates a position of a data edge of the data signal. The phase lock and tracking logic circuit adds the plurality of values to generate a result and to adjust the clock signal if the result is greater than a predetermined value, or threshold. The phase lock and tracking logic circuit may be configured to maintain the clock signal linearity approximately between the end of a first data packet and the beginning of a second data packet.
REFERENCES:
patent: 3721913 (1973-03-01), Theobald
patent: 4151485 (1979-04-01), LaFratta
patent: 4330759 (1982-05-01), Anderson
patent: 4523301 (1985-06-01), Kadota et al.
patent: 4672447 (1987-06-01), Moring et al.
patent: 4862411 (1989-08-01), Dishon et al.
patent: 4970609 (1990-11-01), Cunningham et al.
patent: 4989223 (1991-01-01), Katayose et al.
patent: 5057771 (1991-10-01), Pepper
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5161173 (1992-11-01), Nordby
patent: 5295155 (1994-03-01), Gersbach et al.
patent: 5343439 (1994-08-01), Hoshino
patent: 5493243 (1996-02-01), Ghoshal
patent: 5568416 (1996-10-01), Kawana et al.
patent: 5596575 (1997-01-01), Yang et al.
patent: 5671258 (1997-09-01), Burns et al.
patent: 5687203 (1997-11-01), Baba
patent: 5742602 (1998-04-01), Bennett
patent: 5745530 (1998-04-01), Baek et al.
patent: 5757652 (1998-05-01), Blazo et al.
patent: 5757858 (1998-05-01), Black et al.
patent: 5761254 (1998-06-01), Behrin
patent: 5812617 (1998-09-01), Heckman et al.
patent: 5812619 (1998-09-01), Rundaldue
patent: 5841823 (1998-11-01), Tuijn
patent: 5841985 (1998-11-01), Jie et al.
patent: 5861842 (1999-01-01), Hitch et al.
patent: 5864250 (1999-01-01), Deng
patent: 5889050 (1999-03-01), Fenske et al.
patent: 5889436 (1999-03-01), Yeung et al.
patent: 5901110 (1999-05-01), Jang
patent: 5910742 (1999-06-01), Synder et al.
patent: 6041065 (2000-03-01), Melvin
patent: 6055241 (2000-04-01), Raza et al.
patent: 6064236 (2000-05-01), Kuwata et al.
patent: 6081561 (2000-06-01), Julyan et al.
patent: 6208169 (2001-03-01), Wong et al.
patent: 6222876 (2001-04-01), Hirth et al.
patent: 6229811 (2001-05-01), Raza et al.
patent: 6236696 (2001-05-01), Aoki et al.
patent: 6255880 (2001-07-01), Nguyen
patent: 6259755 (2001-07-01), O'Sullivan et al.
patent: 6301188 (2001-10-01), Weber et al.
patent: 6366145 (2002-04-01), Williams et al.
patent: 6380703 (2002-04-01), White
patent: 6385267 (2002-05-01), Bowen et al.
patent: 6417698 (2002-07-01), Williams et al.
patent: 6438155 (2002-08-01), Beale
patent: 6477279 (2002-11-01), Go
patent: 6529457 (2003-03-01), Narumi et al.
patent: 6535023 (2003-03-01), Williams et al.
patent: 6587531 (2003-07-01), De Mey et al.
patent: 6711226 (2004-03-01), Williams et al.
patent: 6721255 (2004-04-01), Gushima et al.
patent: 6760389 (2004-07-01), Mukherjee et al.
patent: 6950484 (2005-09-01), Jordan et al.
patent: 6993105 (2006-01-01), Little et al.
Cypress Preliminary CY7C68013A/CY7C68015A EZ-UB FX2LP™ USB Microcontroller High-Speed USB Peripheral Controller, Document # 38-08032 Rev. *E, Revised Jun. 8, 2004, 63 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/745,660 dated Sep. 24, 2001; 18 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/745,660 dated Aug. 15, 2001; 8 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/747,281 dated Feb. 26, 2002; 20 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/747,281 dated Oct. 31, 2001; 8 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/747,25 dated Jun. 27, 2005; 6 pages.
USPTO Advisory Action for U.S. Appl. No. 09/747,257 dated Apr. 27, 2005; 3 pages.
USPTO Final Rejection for U.S. Appl. No. 09/747,257 dated Feb. 11, 2005; 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/747,257 dated Jul. 30, 2004; 9 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/747,262 dated Oct. 21, 2003; 11 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/746,802 dated Nov. 5, 2002; 16 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/746,802 dated Jul. 17, 2002; 7 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/747,188 dated May 6, 2005: 6 pages.
USPTO Advisory Action for U.S. Appl. No. 09/747,188 dated Feb. 9, 2005; 3 pages.
USPTO Final Rejection for U.S. Appl. No. 09/747,188 dated Nov. 23, 2004; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/747,188 dated May 10, 2004; 6 pages.
USPTO Miscellaneous Action for U.S. Appl. No. 09/747,188 dated Feb. 26, 2001; 1 pages.
U.S. Appl. No. 09/745,660: “Linearized Digital Phase-Locked Loop,” Williams et al.; filed Dec. 21, 2000; 25 pages.
U.S. Appl. No. 09/747,281: “Linearized Digital Phase-Locked Loop Method,” Williams et al.; filed Dec. 21, 2000; 29 pages.
U.S. Appl. No. 09/747,257: “Linearized Digital Phase-Locked Loop,” Little et al.; filed Dec. 22, 2000; 33 pages.
U.S. Appl. No. 09/747,262: “Linearized Digital Phase-Locked Loop,” Williams et al.; filed Dec. 22, 2000; 27 pages.
U.S. Appl. No. 09/746,802: “Linearized Digital Phase-Locked Loop Method,” Williams et al.; filed Dec. 22, 2000; 26 pages.
U.S. Appl. No. 09/747,188: “Linearized Digital Phase-Locked Loop Method,” Jordan et al.; filed Dec. 22, 2000; 28 pages.
U.S. Appl. No. 08/877,683: “Circuit and Method for Data Recovery,” Snyder et al.; filed Jun. 16, 1997; 21 pages.
U.S. Appl. No. 09/556,581: “Architecture for a Dual Segment Dual Speed Repeater,” Raza et al.; filed Apr. 24, 2000; 25 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/877,683 dated Dec. 21, 1998; 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/877,683 dated Aug. 4, 1998; 9 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/556,581 dated Dec. 19, 2000; 21 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/556,581 dated Sep. 1, 2000; 9 pages.
U.S. Appl. No. 08/970,059: “Architecture for a Dual Segment Dual Speed Repeater,” Raza et al.; filed Nov. 13, 1997; 36 pages.
U.S. Appl. No. 08/970,058: “Architecture for a Dual Segment Dual Speed Repeater,” Raza et al.; filed Nov. 13, 1997; 33 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/970,059 dated Dec. 20, 1999; 21 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/970,059 dated Sep. 10, 1999; 9 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/970,058 dated Sep. 18, 2000; 15 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/970,058 dated Jun. 2, 2000; 5 pages.
USPTO Advisory Action for U.S. Appl. No. 08/970,058 dated Apr. 11, 2000; 8 pages.
USPTO Final Rejection for U.S. Appl. No. 08/970,058 dated Jan. 18, 2000; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/970,058 dated Sep. 15, 1999; 10 pages.
William Stallings, “Local & Metropolitan Area Networks,” ISBN 0131907379, Prentice Hall, 1996, pp. 233-237; 5 pages.
Berzins Matthew S.
Cetin Joseph A.
Cornell Charles A.
Larky Steven P.
Prather Stephen M.
Cypress Semiconductor Corporation
Fan Chieh M
Joseph Jaison
LandOfFree
Linearized digital phase-locked loop method for maintaining... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linearized digital phase-locked loop method for maintaining..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linearized digital phase-locked loop method for maintaining... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4243296