Abrading – Abrading process – Glass or stone abrading
Reexamination Certificate
1997-05-08
2001-05-15
Hail, III, Joseph J. (Department: 3723)
Abrading
Abrading process
Glass or stone abrading
C451S489000, C451S531000, C451S533000, C451S537000, C451S536000, C451S534000, C451S387000, C451S400000, C451S401000, C451S378000, C451S288000
Reexamination Certificate
active
06231427
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates in general to a system for chemical mechanical polishing of semiconductor wafers. More particularly, the present invention relates to a linear polisher for the chemical mechanical planarization of semiconductor wafers.
The available systems for the chemical mechanical planarization of semiconductor wafers typically employ a rotating wafer holder for supporting the wafer and a polishing pad which is rotated relative to the wafer surface. The wafer holder presses the wafer surface against the polishing pad during the planarization process and rotates the wafer about a first axis relative to the polishing pad. The polishing pad is carried by a polishing wheel or platen which is rotated about a second axis different from the rotational axis of the wafer holder. A polishing agent or slurry is applied to the polishing pad to polish the wafer. As the wafer holder and the polishing wheel are each rotated about their respective central axes, an arm moves the wafer holder in a direction parallel to the surface of the polishing wheel.
Since the polishing rate applied to the wafer surface is proportional to the relative velocity of the polishing pad, the polishing rate at a selected point on the wafer surface depends upon the distance of the selected point from the axis of rotation. Thus, the polishing rate applied to the edge of the wafer closest to the rotational axis of the polishing pad is less than the polishing rate applied to the opposite edge of the wafer. Rotating the wafer throughout the planarization process averages the polishing rate applied across the wafer surface so that a uniform average polishing rate is applied to the wafer surface. Although the average polishing rate may be uniform, the wafer surface is continuously exposed to a variable polishing rate during the planarization process.
Although the polishing rate is generally proportional to the relative velocity of the polishing pad, other factors as for example fluid dynamic and thermodynamic effects on the chemical reactions occurring during the planarization process influence the actual polishing rate at any given instant in time. These effects are not uniform across the wafer surface during the planarization process. Moreover, instead of “averaging” the effects, the relative rotation of the wafer and the polishing pad contribute to the fluid dynamics and thermodynamics of the reaction.
After a period of time, the polishing pad becomes saturated with deactivated slurry, loose particles, etc. The pad must be frequently roughened to remove such particles from the polishing surface of the pad. For example, a scraping tool is typically mounted in contact with the polishing pad to scrape the loose slurry from the pad surface.
Because of advances in wafer processing technology and semiconductor component structure, uniformly polishing or planarizing a film on the surface of the wafer has become increasingly important. For example, integrated circuits such as microprocessors, controllers and other high performance electronic logic devices have become increasing complex while the size of such devices has decreased substantially. With the multiple wiring layers employed in complex devices, a significant component of the delay in signal propagation is due to the interconnections between the multiple layers. Several multilevel interconnection processes are being developed to reduce the delays associated with interconnect resistance, such as smaller wiring geometry and the use of copper or other materials as interconnect metals. However, the surface of the semiconductor wafer is generally rough. Each wiring layer provides additional circuitry components which project from the wafer surface, producing a rippled effect on the surface of the device. When several layers are formed on the wafer, the uneven topography of the device becomes more exaggerated. Even if the first layer is completely planar, circuitry components of the succeeding layers often produce a rippled effect which must be planarized.
This invention provides a system for uniformly polishing the surface of a semiconductor wafer. The system includes a linear polisher which applies a uniform polishing rate across the wafer surface throughout the planarization process for uniformly polishing the film on the surface of the semiconductor wafer. The polisher is of simplified construction, thereby reducing the size of the machine and making the polisher suitable for even larger-diameter wafers. For example, the linear polisher is approximately ⅕ the size of available machines. The reduced size and simplicity of the machine substantially reduces the manufacturing costs of the polisher. Since less space is required for the polisher, the operation costs are also substantially reduced. Although the overall size may vary, the linear polisher may be only slightly larger than the wafer. The polisher of the invention may have one or more conditioning stations for roughing or conditioning the polishing member during the polishing cycle, ensuring that a uniform polishing rate is applied to the wafer surface throughout the planarization process.
SUMMARY OF THE INVENTION
In summary, the present invention provides a system for the chemical mechanical planarization of semiconductor wafers. The system includes a wafer polishing machine having a linear polisher and a wafer support assembly for holding a semiconductor wafer. The linear polisher includes a polishing pad positioned to engage the wafer surface. The polishing pad is moved in a linear direction relative to the wafer for uniformly planarizing the surface of the wafer. The wafer polishing machine may also include a pivotal alignment device positioned to pivotally support either the wafer holder or the polishing pad so that the wafer surface and the polishing pad are retained in parallel alignment during operation of the polishing machine.
In one embodiment of the invention, the polishing pad is movable in a continuous path during which the polishing pad passes across the surface of the wafer. The wafer polishing machine further includes a conditioning station positioned in the path of the polishing pad for conditioning the pad during operation of the polishing machine.
The system of the invention also includes a method for uniformly polishing the surface of a semiconductor wafer. The method includes the steps of supporting the wafer with the surface of the wafer engaging the polishing pad and moving the polishing pad in a linear direction relative to the wafer to apply a uniform polishing force across the wafer surface.
REFERENCES:
patent: 619399 (1899-02-01), Fischer
patent: 2187743 (1940-01-01), Kircher et al.
patent: 3427765 (1969-02-01), McGarvey
patent: 3447306 (1969-06-01), Jakimcius
patent: 3654739 (1972-04-01), Stoy et al.
patent: 3753269 (1973-08-01), Budman
patent: 3906678 (1975-09-01), Roth
patent: 4016857 (1977-04-01), Hall
patent: 4347689 (1982-09-01), Hammond
patent: 4416090 (1983-11-01), Jonasson
patent: 4593495 (1986-06-01), Kawakami et al.
patent: 4628640 (1986-12-01), Johannsen
patent: 4642943 (1987-02-01), Taylor, Jr.
patent: 4651474 (1987-03-01), David
patent: 4704823 (1987-11-01), Steinback
patent: 4811522 (1989-03-01), Gill, Jr.
patent: 4934102 (1990-06-01), Leach et al.
patent: 4941293 (1990-07-01), Ekhoff
patent: 5081795 (1992-01-01), Tanaka et al.
patent: 5205082 (1993-04-01), Shendon et al.
patent: 5212910 (1993-05-01), Breivogel
patent: 5230184 (1993-07-01), Bukhman
patent: 5232875 (1993-08-01), Tuttle et al.
patent: 5246525 (1993-09-01), Sato
patent: 5274964 (1994-01-01), Simpson et al.
patent: 5276999 (1994-01-01), Bando
patent: 5287663 (1994-02-01), Pierce et al.
patent: 5297361 (1994-03-01), Baldy et al.
patent: 5329732 (1994-07-01), Karlsrud et al.
patent: 5329734 (1994-07-01), Yu
patent: 5335453 (1994-08-01), Baldy et al.
patent: 5341609 (1994-08-01), Gorsuch et al.
patent: 5383309 (1995-01-01), Sampietro
patent: 5399125 (1995-03-01), Dozier
patent: 5454844 (1995-10-01), Hibbard et al.
patent: 5456627 (1995-10-01), Jackson et al.
patent
Talieh Homayoun
Weldon David Edwin
Brinks Hofer Gilson & Lione
Hail III Joseph J.
Lam Research Corporation
Nguyen George
LandOfFree
Linear polisher and method for semiconductor wafer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linear polisher and method for semiconductor wafer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear polisher and method for semiconductor wafer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2476568