Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2011-01-25
2011-01-25
Wang, Ted M (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S327000, C375S373000, C375S375000, C375S376000
Reexamination Certificate
active
07876871
ABSTRACT:
Techniques for achieving linear operation for a phase frequency detector and a charge pump in a phase-locked loop (PLL) are described. The phase frequency detector receives a reference signal and a clock signal, generates first and second signals based on the reference and clock signals, and resets the first and second signals based on only the first signal. The first and second signals may be up and down signals, respectively, or may be down and up signals, respectively. The phase frequency detector may delay the first signal by a predetermined amount, generate a reset signal based on the delayed first signal and the second signal, and reset the first and second signals with the reset signal. The charge pump receives the first and second signals and generates an output signal indicative of phase error between the reference and clock signals.
REFERENCES:
patent: 6049233 (2000-04-01), Shurboff
patent: 6285225 (2001-09-01), Chu
patent: 6462624 (2002-10-01), Lee
patent: 6605935 (2003-08-01), Nilsson
patent: 6717908 (2004-04-01), Vijayan et al.
patent: 7042970 (2006-05-01), Keaveney et al.
patent: 7092475 (2006-08-01), Huard
patent: 7203475 (2007-04-01), Anand
patent: 2005/0083136 (2005-04-01), Chien
patent: 2005/0286462 (2005-12-01), Roh et al.
patent: WO0231988 (2002-04-01), None
Written Opinion, PCT/US07/085658, International Search Authority, European Patent Office, Mar. 13, 2008.
International Search Report—PCT/US07/085658, International Search Authority, European Patent Office—Mar. 13, 2008.
Lee, et al., “Charge pump with perfect current matching characteristics in phase-locked loop”, Electronic Letters, pp. 1907-1908, vol. 36, issue 23, Nov. 2000.
Pamarti, et al., “A wodebamd 2.4GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation”, IEEE Journal of Solid-State Circuits, pp. 49-62, vol. 39, No. 1, Jan. 2004.
Qualcomm Incorporated
Wang Ted M
Xu Jiayu
LandOfFree
Linear phase frequency detector and charge pump for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linear phase frequency detector and charge pump for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear phase frequency detector and charge pump for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2648239