Linear half-rate clock and data recovery (CDR) circuit

Details Linear half-rate clock and data recovery (CDR) circuit Linear half-rate clock and data recovery (CDR) circuit

2004-09-23

2008-10-07

Liu, Shuwang (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S374000, C375S373000, C375S376000, C714S012000, C704S270100

Reexamination Certificate

active

07433442

ABSTRACT:
A linear, half-rate clock and data recovery (CDR) circuit for recovering clock information embedded in a received data signal. The half-rate CDR circuit comprises a phase detector that may receive the data signal and generate a phase error signal representative of the phase difference between the received data signal and a clock signal produced by a voltage-controlled oscillator (VCO) of the CDR circuit. The half-rate CDR typically changes the frequency of the clock signal and generates a clock signal that is aligned with the baud center of the received data signal. More specifically, when the half-rate CDR circuit is in a locked condition, both the rising and falling edges of the clock signal are aligned with the baud center of the received data signal. The half-rate CDR preferably generates a clock signal with an average frequency that is half the data rate of a received data signal.

REFERENCES:
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 5027085 (1991-06-01), DeVito
patent: 5036298 (1991-07-01), Bulzachelli
patent: 5278873 (1994-01-01), Lowrey et al.
patent: 5757857 (1998-05-01), Buchwald
patent: 6034554 (2000-03-01), Francis et al.
patent: 6075416 (2000-06-01), Dalmia
patent: 6225831 (2001-05-01), Dalmia et al.
patent: 6301318 (2001-10-01), Wei et al.
patent: 6614314 (2003-09-01), d'Haene et al.
patent: 7170964 (2007-01-01), Kocaman et al.
patent: 2003/0142774 (2003-07-01), Takasoh et al.
patent: 2004/0146131 (2004-07-01), Wilson
patent: 2004/0258187 (2004-12-01), Jeong et al.
patent: 2005/0119025 (2005-06-01), Mohindra et al.
patent: 2006/0050828 (2006-03-01), Otomo et al.
Lee, T. H. and J. F. Bulzacchelli, “A 155-MHz Clock Recovery Delay- and Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. SC-27, pp. 1736-1746, Dec. 1992, ten pages.
Hogge, C., “A Self-correcting Clock Recovery Circuit,” IEEE J. Lightwave Technology, vol. LT-3, No. 6, pp. 1312-1314, Dec. 1985, three pages.
DeVito, L., “A Versatile Clock Recovery Architecture and Monolithic Implementation,” Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, Edited by B. Razavi, pp. 405-420, IEEE Press, New York, 1996.

Affiliated with

Also associated with

Rating

Linear half-rate clock and data recovery (CDR) circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear half-rate clock and data recovery (CDR) circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear half-rate clock and data recovery (CDR) circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3990907