Linear capacitor structure in a CMOS process

Details Linear capacitor structure in a CMOS process Linear capacitor structure in a CMOS process

1999-11-12

2002-02-26

Chaudhuri, Olik (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

27, 27

Reexamination Certificate

active

06351020

ABSTRACT:

FIELD OF THE INVENTION
The invention is related to the field of semiconductor devices and more particularly to substantially linear semiconductor capacitors produced with a fabrication process primarily designed for CMOS logic.
BACKGROUND OF THE INVENTION
Mixed signal devices utilizing both analog and digital circuits frequently require linear capacitors for use in the analog circuitry. Typically, the integration of a process suitable for manufacturing these capacitors with an otherwise conventional, digital CMOS fabrication process has introduced additional cost and/or complexity into the fabrication process or has resulted in capacitors that lack the desired linearity over a sufficient range of biasing conditions. As an example, linear capacitors have been fabricated using two polysilicon deposition steps (double poly processes) in which polysilicon comprises both plates of the capacitor. While double poly processes are capable of producing adequate capacitors, most baseline CMOS fabrication processes must be modified to produce the second poly structure needed for the capacitor. The addition of this second poly structure and the corresponding deposition, mask, and etch steps required undesirably add cost, complexity, and cycle time to the corresponding process. Metal/metal capacitors, in which a pair of deposited metal layer separated by an interlevel dielectric form the capacitor, have also been investigated. In one example, the metal/metal capacitor is fully integrated into the backend of an existing fabrication process such that the existing metal and oxide deposition steps are used to produce the capacitor. Unfortunately, the use of existing metal structures in conjunction with the thick interlevel dielectrics characteristic of contemporary fabrication processes results in large area and typically imprecise capacitors. Moreover, while it would be desirable to utilize a high permittivity dielectric for the capacitor to obtain the greatest capacitance possible for a given capacitor plate area, the trend in the industry is to utilize low permittivity dielectrics for interlevel dielectrics to reduce coupling between successive metal layers. Other metal/metal capacitors have been proposed using tantalum (Ta) or tantalum nitride (TaN) plates, but Ta or TaN capacitors introduce multiple additional deposition and masking steps that increase the cost of the process. Therefore, it is highly desirable to implement a semiconductor process suitable for fabricating reliable and linear capacitors that can be integrated into an existing or baseline CMOS fabrication process without adding cost in the form of additional processing.


REFERENCES:
patent: 4244000 (1981-01-01), Ueda
patent: 5841334 (1998-11-01), East
patent: 6063659 (2000-05-01), Le
patent: 6159819 (2000-12-01), Tsai

Affiliated with

Also associated with

Rating

Linear capacitor structure in a CMOS process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear capacitor structure in a CMOS process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear capacitor structure in a CMOS process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2954330