Line modeling tool

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07110933

ABSTRACT:
A method of a modeling metallization parasitics with the use of a simulation program. In one embodiment, a method of simulating interconnect lines in an electronic design automation simulation is disclosed. The method comprises partitioning the interconnect lines into groups of interconnect lines. Each group of interconnect lines does not have interactions with any of the other groups of interconnect lines. Moreover, at least one of the groups of interconnect lines contains at least three interconnect lines. The interconnect lines in each group are modeled. The modeling includes at least one of modeling mutual inductances and modeling of mutual capacitances.

REFERENCES:
patent: 4703482 (1987-10-01), Auger et al.
patent: 5081602 (1992-01-01), Glover
patent: 5949991 (1999-09-01), LeBlanc
patent: 6167364 (2000-12-01), Stellenberg et al.
patent: 6353801 (2002-03-01), Sercu et al.
patent: 6915500 (2005-07-01), Teig et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Line modeling tool does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Line modeling tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Line modeling tool will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3591296

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.