Line-addressable serial-parallel-serial array

Details Line-addressable serial-parallel-serial array Line-addressable serial-parallel-serial array

1978-12-29

1980-10-14

Hecker, Stuart N.

Static information storage and retrieval

Systems using particular element

Semiconductive

357 24, 365219, 365238, G11C 900, G11C 800, G11C 1134

Patent

active

042285267

ABSTRACT:
Disclosed is an electronic data storage of the type wherein data is entered and read out serially. In a conventional serial-parallel-serial configuration, data is serially entered into an input register and then transferred and stored in parallel through the main section of the storage until data is transferred in parallel to the output register from which the data is read serially. In a conventional line-addressable configuration, data is entered into and read from columns of shift registers where each column is addressable. The disclosed array combines the conventional serial-parallel-serial and the line-addressable structures into one array. This permits serial data to be read one row at a time as well as one column at a time.

REFERENCES:
patent: 4011548 (1977-03-01), Panigrahi
patent: 4094009 (1978-06-01), Schneider et al.

Affiliated with

Also associated with

Rating

Line-addressable serial-parallel-serial array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Line-addressable serial-parallel-serial array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Line-addressable serial-parallel-serial array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2104602