Lid and method of employing a lid on an integrated circuit

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S684000, C257S704000, C257S710000, C438S106000

Reexamination Certificate

active

07429501

ABSTRACT:
A lid having a plurality of recesses at the edges of the lid to provide an improved adhesive bond between the lid and a substrate of an integrated circuit is disclosed. The plurality of recesses may be a castellation comprising a collection of semi-circular cuts into the originally straight edges of the lid. The castellation can be formed by stamping, etching, molding design, or milling/drilling, all of which are well-known methods in the art of forming lids for integrated circuits. The castellation can be vertically straight or it can be slightly tapered, to provide a better locking of the lid on to the package. Epoxy in the recesses can provide an epoxy post for locking the lid. Method of forming a lid having a plurality of recesses and employing a lid on an integrated circuit are also disclosed.

REFERENCES:
patent: 3846824 (1974-11-01), Bell
patent: 5105259 (1992-04-01), McShane et al.
patent: 5406117 (1995-04-01), Dlugokecki et al.
patent: 5434745 (1995-07-01), Shokrgozar et al.
patent: 5436407 (1995-07-01), Fehr et al.
patent: 5455456 (1995-10-01), Newman
patent: 5889323 (1999-03-01), Tachibana
patent: 5895233 (1999-04-01), Higashi et al.
patent: 5949655 (1999-09-01), Glenn et al.
patent: 5998862 (1999-12-01), Yamanaka
patent: 6016006 (2000-01-01), Kolman et al.
patent: 6037193 (2000-03-01), Interrante et al.
patent: 6214643 (2001-04-01), Chiu
patent: 6225694 (2001-05-01), Terui
patent: 6249046 (2001-06-01), Hashimoto
patent: 6262481 (2001-07-01), Wang
patent: 6274927 (2001-08-01), Glenn
patent: RE37554 (2002-02-01), Brunner et al.
patent: 6352195 (2002-03-01), Guthrie et al.
patent: 6469897 (2002-10-01), Ho et al.
patent: 6483702 (2002-11-01), Lofland
patent: 6501171 (2002-12-01), Farquhar
patent: 6504096 (2003-01-01), Okubora
patent: 6538320 (2003-03-01), Tosaya et al.
patent: 6573590 (2003-06-01), Radu et al.
patent: 6630743 (2003-10-01), Magnuson et al.
patent: 6693748 (2004-02-01), Fujimoto et al.
patent: 6713863 (2004-03-01), Murayama et al.
patent: 6762796 (2004-07-01), Nakajoh et al.
patent: 6853068 (2005-02-01), Djekic
patent: 6882535 (2005-04-01), Labanok et al.
patent: 7057276 (2006-06-01), Lin et al.
patent: 2002/0100969 (2002-08-01), Farquhar
patent: 2003/0067070 (2003-04-01), Kwon et al.
patent: 2004/0174682 (2004-09-01), Lin et al.
patent: 2004/0238947 (2004-12-01), Rumer et al.
patent: 58140931 (1985-02-01), None
patent: 60031253 (1985-02-01), None
patent: 60160146 (1985-08-01), None
patent: 08211913 (1998-02-01), None
patent: WO 00/69239 (2000-11-01), None
Wu, Paul Ying-Fang et al., “Integrated Circuit Package and Method of Attaching a Lid to a Substrate of an Integrated Circuit”, U.S. Appl. No. 11/250,943, filed Oct. 14, 2005, 21 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Lid and method of employing a lid on an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lid and method of employing a lid on an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lid and method of employing a lid on an integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3968670

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.