Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2006-05-30
2006-05-30
JeanPierre, Peguy (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C327S538000, C326S081000
Reexamination Certificate
active
07053656
ABSTRACT:
Level shifter circuits include zero threshold transistors that reduce a voltage seen by a switching transistor of the level shifter circuits and may increase blocking of static current in the level shifter circuit. The zero threshold transistors are controlled based on the input to the level shifter circuit. Thin oxide transistors may be used to provide low threshold voltages for the switching transistors. Additional level shifter circuits include serially connected zero threshold transistors that act as switching transistors in a current mirror or latch-type level shifter circuit.
REFERENCES:
patent: 6556061 (2003-04-01), Chen et al.
patent: 6650168 (2003-11-01), Wang et al.
patent: 2004/0056708 (2004-03-01), Bedarida et al.
patent: 7096913 (1995-03-01), None
patent: 10-084274 (1998-03-01), None
Bernstein et al. “Chapter 6: Interface Techniques,”High Speed CMOS Design Styles. 1998, pp 207-246, no month.
Jean-Pierre Peguy
Myers Bigel Sibley & Sajovec P.A.
LandOfFree
Level shifter utilizing input controlled zero threshold... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Level shifter utilizing input controlled zero threshold..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level shifter utilizing input controlled zero threshold... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587922