Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2011-01-11
2011-01-11
Chang, Daniel D (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C326S086000, C327S175000, C327S333000
Reexamination Certificate
active
07868658
ABSTRACT:
A circuit comprises first and second buffers, and an output buffer. The first buffer receives an input signal and provides a first buffer output signal on a first lead. The second buffer receives the input signal and provides a second buffer output signal on a second output lead. The output buffer has a first input lead coupled to the first output lead and AC coupled to the second output lead. The AC coupling communicates timing information from the second buffer to the output buffer. The first buffer applies sufficient voltage to control the first input lead of the output buffer under DC conditions.
REFERENCES:
patent: 4903237 (1990-02-01), Ro
patent: RE34808 (1994-12-01), Hsieh
patent: 5391939 (1995-02-01), Nonaka
patent: 7199617 (2007-04-01), Schrom et al.
patent: 7348800 (2008-03-01), Koto et al.
patent: 7348801 (2008-03-01), Nojiri
Behnam Amelifard et al, “Enhancing the Efficiency of Cluster Voltage Scaling Technique for Low-power Application”, ISCAS 2005 IEEE International Symposium on Circuits and Systems, May 23-26, 2005, Kobe, Japan.
Chang Daniel D
Marvell International Ltd.
LandOfFree
Level shifter circuits and methods for maintaining duty cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Level shifter circuits and methods for maintaining duty cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level shifter circuits and methods for maintaining duty cycle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2630133