Level conversion circuit

Details Level conversion circuit Level conversion circuit

2006-07-18

2006-07-18

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Interface

Logic level shifting

C326S080000, C326S081000

Reexamination Certificate

active

07078934

ABSTRACT:
The source of a p-channel MOSFET of a level conversion unit is connected to a supply terminal which receives supply voltage VDD. The drain is connected to an output node NO and the gate is connected to an input node I2. The source of a n-channel MOSFET is connected to an input node I2, the drain is connected to the output node NO and the gate is connected to the supply terminal which receives the supply voltage VDD. Input signals CLK1and CLK2change complementarily and difference of voltage between the high level and low level of the signals is smaller than difference between the supply voltage VDD and the ground voltage.

REFERENCES:
patent: 4486670 (1984-12-01), Chan et al.
patent: 5387828 (1995-02-01), Nakano
patent: 6344764 (2002-02-01), Tanzawa
patent: 1-176115 (1989-07-01), None
patent: 1-231418 (1989-09-01), None
patent: 1-253309 (1989-10-01), None
patent: 03-291013 (1991-12-01), None
patent: 4-97616 (1992-03-01), None
patent: 6-37624 (1994-02-01), None
patent: 6-177744 (1994-06-01), None
patent: 6-204850 (1994-07-01), None
patent: 9-205351 (1997-08-01), None
patent: 2000-286694 (2000-10-01), None
patent: 2001-320268 (2001-11-01), None
Office Action for Corresponding Korean Patent Application 10-2004-7000337 dated Aug. 31, 2005.

Affiliated with

Also associated with

Rating

Level conversion circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Level conversion circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level conversion circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3589692