Least mean square dynamic cache-locking

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S152000, C711S163000

Reexamination Certificate

active

07133970

ABSTRACT:
A dynamic cache-locking algorithm may determine the most frequently used function(s) and the number of cache lines that should be locked into the instruction cache embedded into a processor. By evaluating the dynamic cache-locking algorithm, a determination may be made to lock an optimal amount of functions that correspond to a given, limited amount of instruction cache.

REFERENCES:
patent: 5249286 (1993-09-01), Alpert et al.
patent: 5875464 (1999-02-01), Kirk
patent: 6178482 (2001-01-01), Sollars
patent: 09034792 (1997-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Least mean square dynamic cache-locking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Least mean square dynamic cache-locking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Least mean square dynamic cache-locking will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3671729

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.