Leakage power estimation

Details Leakage power estimation Leakage power estimation

2006-06-30

2010-10-12

Tran, Vincent T (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C361S100000, C324S760020, C700S022000

Reexamination Certificate

active

07814339

ABSTRACT:
Methods and apparatus to provide leakage power estimation are described. In one embodiment, one or more sensed temperature values (108) and one or more voltage values (110) are utilized to determine the leakage power of an integrated circuit (IC) component. Other embodiments are also described.

REFERENCES:
patent: 5956289 (1999-09-01), Norman et al.
patent: 6047248 (2000-04-01), Georgiou et al.
patent: 6518782 (2003-02-01), Turner
patent: 6809538 (2004-10-01), Borkar
patent: 6842714 (2005-01-01), Acar et al.
patent: 7245684 (2007-07-01), Adkisson
patent: 7600145 (2009-10-01), Xavier et al.
patent: 2002/0026597 (2002-02-01), Dai et al.
patent: 2003/0071657 (2003-04-01), Soerensen et al.
patent: 2003/0206050 (2003-11-01), Huard et al.
patent: 2004/0017234 (2004-01-01), Tam et al.
patent: 2004/0104740 (2004-06-01), Burns et al.
patent: 2004/0210728 (2004-10-01), Flautner et al.
patent: 2005/0044515 (2005-02-01), Acar et al.
patent: 2005/0071694 (2005-03-01), Gonzalez et al.
patent: 2005/0102539 (2005-05-01), Hepner et al.
patent: 2005/0125597 (2005-06-01), Lovett
patent: 2006/0136763 (2006-06-01), Jorgenson et al.
patent: 2006/0155933 (2006-07-01), Buyuktosunoglu et al.
patent: 2006/0221527 (2006-10-01), Jacobson
patent: 2007/0001694 (2007-01-01), Jahagirdar et al.
patent: 2007/0005152 (2007-01-01), Karr et al.
patent: 2007/0074011 (2007-03-01), Borkar et al.
patent: 2007/0204106 (2007-08-01), Donald et al.
patent: 2008/0028252 (2008-01-01), Vera et al.
patent: 2008/0056049 (2008-03-01), Moyer et al.
patent: 2008/0122524 (2008-05-01), Barrows et al.
patent: WO-0026747 (2000-05-01), None
patent: WO-2004066092 (2004-08-01), None
patent: WO-2004084070 (2004-09-01), None
International search report for application No. PCT/ES 2006/070093 dated Jan. 26, 2007, 11 pgs.
“English Translation of the Relevant Portion of the International Search Report on PCT / ES 2006/070093”, (Jan. 26, 2007), 6 pgs.
Borkar, Shekhar , “Design Challenges of Technology Scaling”,Intel Corporation 0272-1732/99 IEEE. (Jul.-Aug. 1999), pp. 23-29.
Borkar, Shekhar , et al., “Parameter Variations and Impact on Circuits and Microarchitecture”,DAC 2003. Copyright 2003 ACM 1-58113-688-9/06/0006,(Jun. 2-6, 2003), pp. 338-342.
Brooks, David , et al., “Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance”,Fifth International Symposium on High-Performance Computer Architecture(HPCA-5).. (Jan. 1999), 10 pgs.
De, Vivek , et al., “Technology and Design Challenges for Low Power and High Performance”,Intel Corporation, MicroComputer Research Labs, Hillsboror, OR 97124 / ACM 1-58113-133X. (1999), pp. 163-168.
Donald, James , et al., “Adjusting Leakage Power of Caches”, (Intel Ref: P23175) Filed Feb. 24, 2006 assigned U.S. Appl. No. 11/361,767.
Ernst, Dan , et al., “Razor: A Low-Power Pipline Based on Circuit-Level Timing Speculation”,Proceedings of the 36th International Symposium on Microarchitecture(MICRO-36'03), (2003), 12 pgs.
Iyer, Anoop , et al., “Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors”,International Conference on Computer Architecture Proceedings of the 29th annual international symposium on Computer architecture, (2002), pp. 158-168.
Juang, Philo , “Implementing Decay Techniques using 4T Quasi-Static Memory Cells”, 4 pgs.
Kaxiras, Stefanos , “Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power”, 12 pgs.
Lu, Zhijian , “Reducing Multimedia Decode Power using Feedback Control”, 8 pgs.
Magklis, Grigorios , et al., “A Frequency and Voltage Scaling Architecture”, Intel Ref #: P20449; Application Filed: Nov. 29, 2004; U.S. Appl. No. 10/999,786.
Magklis, Grigorios , et al., “Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay”,22nd IEEE International Conference on Computer Design: VLSI in Computers&Processors(ICCD 2004), San Jose, CA, USA,Proceedings. IEEE Computer Society 2004. (Oct. 11-13, 2004), pp. 250-255.
Poirier, Christopher , et al., “Power and Temperature Control on a 90nm Itanium-Family Processor”, ISSCC 2005 / Session 16/ Clock Distribution and Power Management / 16.7, Intel Fort Collins, CO / 0-7803-8904-2IEEE. (2005),pp. 304-305.
Rabaey, Jan , “Issues in Low Power Design—Managing Leakage”,Department of Electrical Engineering and Computer SciencesUniversity of California Berkeley. (Aug. 25, 2005), 28 pgs.
Restle, Phillip J., et al., “Timing Uncertainty Measurements on the Power5 Microprocessor”,2004 IEEE International Solid-State Circuits Conference, ISSCC 2004/ Session 19/ Clock Generation and Distribution/19.7,(2004), 8 pgs.
Semeraro, Greg , et al., “Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling”,Proceedings of the 8th International Symposium on High-Performance Computer Architecture, (2002), 12 pgs.
Unsal, Osman , et al., “System and Method for Exploiting Timing Variability”, Intel Ref #:P21398: Application Filed: Jun. 20, 2005, U.S. Appl. No. 11/157.320.
Vera, Xavier , et al., “Clustered Variations-Aware Architecture”, (Intel Ref: P22414) Filed Dec. 22, 2005 assigned U.S. Appl. No. 10/562,189.
Zhang, Yan , et al., “HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects”, University of VirginaDept. of Computer Science Tech ReportCS-2003-05. (Mar. 2003), 15 pgs.
Qiang, W. et al., “Voltage and Frequency Control With Adaptive Reaction Time in Multi-Clock-Domain Processors”,High-Performance Computer Architecture, HPCA-11, 11th International Symposium on San Francisco, (Feb. 2005), pp. 178-189.
International Search Report and Written opinion for application No. PCT/ES2005/070152 mailed on May 12, 2006, 12 pgs.
Unsal, et al., “Impact of Parameter Variations on Circuits and Microarchitecture”, IEEE Micro,vol. 26(6), Nov.-Dec. 2006, pp. 30-39, total 11 pages.
Uht, Augustus K., “Achieving Typical Delays in Synchronous Systems via Timing Error Toleration”, University of Rhode Island, Dept. of Electrical Computer Engineering Technical Report No. 032000-0100, Mar. 10, 2000, 21 Pages.
Office Action for U.S. Appl. No. 11/361,767, mailed on Jul. 30, 2009, 16 pages.
Office Action for U.S. Appl. No. 11/361,767, mailed on Oct. 03, 2008, 15 pages.
Office Action for U.S. Appl. No. 10/562,189, mailed on Nov. 13, 2008, 9 pages.
Office Action for GB Patent Application No. GB0900831.9 mailed on Sep. 14, 2009, 2 Pages.
Notice of Allowance for U.S. Appl. No. 10/562,189, mailed on May 22, 2009, 4 pages.

Affiliated with

Also associated with

Rating

Leakage power estimation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Leakage power estimation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leakage power estimation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4237024