Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-06
2005-09-06
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06941525
ABSTRACT:
A method for reducing leakage currents in integrated circuits and the integrated circuits with reduced leakage currents that result from this method are disclosed. The present invention determines which transistors in a standard logic cell (also known as a standard cell) are not critical with respect to the ultimate speed of operation of the standard logic cell. After determining which transistors do not critically impact the speed of the standard logic cell's operation, these designated transistors are designed with either lengthened channels or their channels are implanted. Both circuit design techniques will increase the threshold voltage (VT) of the transistors and thereby reduce their leakage current. Standard cells with high VTtransistors in their non-critical circuit pathways exhibit reduced leakage currents when compared with known logic cells.
REFERENCES:
patent: 6064223 (2000-05-01), Lu et al.
patent: 6586963 (2003-07-01), Choi et al.
patent: 6734521 (2004-05-01), Houston
patent: 6745371 (2004-06-01), Konstadinidis et al.
patent: 2003/0183856 (2003-10-01), Wieczorek et al.
patent: 2004/0125637 (2004-07-01), Singhal
Artisan Components Inc.
Martine & Penilla & Gencarella LLP
Siek Vuthe
LandOfFree
Leakage current reduction in standard cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Leakage current reduction in standard cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leakage current reduction in standard cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3369569