Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-11-27
2007-11-27
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10404937
ABSTRACT:
Although there are a number of techniques available to reduce leakage current, there is still considerable room for improvement. Accordingly, the present inventors devised, among other things, an exemplary method which entails defining first and second leakage-reduction vectors for respective first and second portions of an integrated circuit, such as a microprocessor. The leakage-reduction vectors, in some embodiments, set the first and second portion to minimum leakage states and thus promise to reduce leakage power and extend battery life in devices that incorporate this technology.
REFERENCES:
patent: 6014751 (2000-01-01), Kardach et al.
patent: 6191606 (2001-02-01), Ye et al.
patent: 6493856 (2002-12-01), Usami et al.
patent: 6687883 (2004-02-01), Cohn et al.
Chen, Zhanping , et al., “Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks”,Proceedings of the International Symposium on Low Power Design, (Aug. 10-12, 1998), 239-244.
Chen, Z , et al., “IDDQ Testing for Deep Submicron ICs: Challenges and Solutions”,IEEE Design and Test of Computers, 19, (2002), 24-33.
Goldberg, D. E., “Genetic Algorithms in Search, Optimization & Machine Learning”,Addison-Wesley, Reading, MA, Chapters 1, 4, 5, 7 and 8, (1989), 1-25, 89-216, and 261-312.
Holland, John H., “Adaptation in Natural and Artificial Systems”,University of Michigan Press, Ann Arbor, MI, Chapters 3, 8 and 9, (1975), 32-65 and 141-170.
Roy, K , et al., “Multiple Vdd Multiple Vth (MVCMOS) for Lower Power Applications”,1999 International Symposium on Circuits and Systems, 1, (1999), 366-370.
Wei, Liqiong , et al., “Design and optimization of low voltage high performance dual threshold CMOS circuits”,Proceedings—Design Automation Conference, (Jun. 15-19, 1998), 489-494.
Chen Zhanping
Jamshidi Shahram
Thiruvenkatachari Lakshman
Bowers Brandon W.
Chiang Jack
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Leakage control in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Leakage control in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leakage control in integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3877597