Active solid-state devices (e.g. – transistors – solid-state diode – Encapsulated – With heat sink embedded in encapsulant
Reexamination Certificate
2001-02-28
2003-12-16
Thomas, Tom (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Encapsulated
With heat sink embedded in encapsulant
C257S675000, C257S706000, C257S717000
Reexamination Certificate
active
06664649
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to integrated circuit packaging technology, and more particularly, to a lead-on-chip (LOC) type of semiconductor package with embedded heat sink, which allows the dissipation of heat from the packaged chip and also allows the overall package size to be made small.
2. Description of Related Art
An LOC type of semiconductor package is constructed on a leadframe of the type having no die pad and which is characterized by that the packaged semiconductor chip is mounted on the back side of the leads of the leadframe. This lead-on-chip configuration allows the packaged semiconductor chip to be better electrically coupled to the leadframe and also allows the overall package size to be made very small. DRAM (Dynamic Random Access Memory) devices, for instance, are usually packaged in this LOC configuration.
With today's advanced technology, DRAM devices are being made more increased in speed and data storage capacity, from the earlier 1 MB to the present 256 MB (megabyte). This, increased performance, however, would undesirably cause the DRAM chips to produce more heat during operation.
One solution to the heat-dissipation problem is to externally attach a thermally-conductive means to the semiconductor package to help the dissipation of heat from the packaged chip. One drawback to this solution, however, is that it would significantly increase the overall package size and manufacture cost.
Related patents, include, for example, the U.S. Pat. No. 4,862,245 entitled “PACKAGE SEMICONDUCTOR CHIP”; the U.S. Pat. No. 4,916,519 entitled “SEMICONDUCTOR PACKAGE”; and the U.S. Pat. No. 4,965,654 entitled “SEMICONDUCTOR PACKAGE WITH GROUND PLANE”; to name just a few.
SUMMARY OF THE INVENTION
It is therefore an objective of this invention to provide a new LOC package with embedded heat sink to help the dissipation of heat from the packaged chip.
It is another objective of this invention to provide a new LOC package with embedded heat sink, which allows the overall package size to be made very small.
In accordance with the foregoing and other objectives, the invention proposes a new LOC package with embedded heat sink.
Broadly recited, the LOC package of the invention comprises: (a) a leadframe including an outer-lead portion, an inner-lead portion, and a downset bond-finger portion; the inner-lead portion having a front side and a back side; (b) a semiconductor chip having an active surface and an inactive surface and being formed with a plurality of centrally-located I/O pads on the active surface thereof; the semiconductor chip being arranged on the back side of the inner-lead portion of the leadframe with the active surface thereof being insulatively attached to the downset bond-finger portion of the leadframe; (c) a plurality of bonding wires which are bonded between the respective I/O pads of the semiconductor chip and the downset bond-finger portion of the leadframe; (d) a heat sink attached to the front side of the inner-lead portion of the leadframe by means of an electrically-insulative and thermally-conductive adhesive material; and (e) an encapsulation body which encapsulates the semiconductor chip, the inner-lead portion of the leadframe, the bonding wires, and the heat sink, while exposing the outer-lead portion of the leadframe to outside.
Owing to the embedded heat sink configuration, it allows the packaged semiconductor chip to have good heat-dissipation efficiency during operation and also allows the overall package body to be made very compact in size.
REFERENCES:
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4916519 (1990-04-01), Ward
patent: 4965654 (1990-10-01), Karner et al.
patent: 5293301 (1994-03-01), Tanaka et al.
patent: 5705851 (1998-01-01), Mostafazadeh et al.
patent: 5773313 (1998-06-01), Sato et al.
patent: 5776799 (1998-07-01), Song et al.
patent: 5874783 (1999-02-01), Yamada
patent: 5986209 (1999-11-01), Tandy
patent: 6110761 (2000-08-01), Ahmad
patent: 6190945 (2001-02-01), Akram
patent: 6436550 (2002-08-01), Sakata et al.
Corless Peter F.
Edwards & Angell LLP
Jensen Steven M.
Owens Douglas W.
Siliconware Precision Industries Co. Ltd.
LandOfFree
Lead-on-chip type of semiconductor package with embedded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lead-on-chip type of semiconductor package with embedded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lead-on-chip type of semiconductor package with embedded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3138356