Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2001-12-10
2004-03-30
Everhart, Caridad (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C257S666000, C257S670000
Reexamination Certificate
active
06713322
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
The present application claims priority to Korean Patent Application No. 2001-15966 filed Mar. 27, 2001.
STATEMENT RE: FEDERALLY SPONSORED RESEARCH/DEVELOPMENT
(Not Applicable)
BACKGROUND OF THE INVENTION
Semiconductor chips are typically enclosed in a sealing part that provides protection from hostile environments and enables the semiconductor chip to be electrically connected to a component such as a motherboard. The semiconductor chip, in combination with the sealing part, is typically referred to as a semiconductor package, with the elements of such package including a lead frame, a semiconductor chip, conductive wires, and the hard sealing part. The lead frame is the central supporting structure of the package, with a portion of the lead frame being internal to the sealing part. Some portions of the leads of the lead frame extend from the sealing part and are used to connect the package externally.
In general, a conventional lead frame for a semiconductor package is manufactured by mechanically stamping or chemically etching a continuous metal strip such as one fabricated from copper, a copper alloy, or other metal material. The lead frame serves a dual purpose by acting as a lead connecting the semiconductor chip to an external circuit (e.g., a motherboard) and as a frame which fixes the semiconductor chip on the motherboard at the same time.
A deficiency of conventional lead frames in those semiconductor packages including the same is that many of the leads of the lead frame cannot be used for signal transmission in that they must be used for providing ground to the semiconductor chip. More particularly, the semiconductor chip includes not only input-output pads for power supply and/or signal transmission, but also a plurality of input-output pads for ground. The input-output pads for ground are themselves bonded to respective ones of the leads by the conductive wires, thus preventing the usage of such leads for signal transmission.
To supplement the number of leads for signal transmission (i.e., to add additional signal leads), the leads of the lead frame must be finely pitched. However, such fine pitching is not preferable due to the resultant increases in manufacturing cost. Another alternative that has been developed to supplement the number of signal leads involves a manufacturing method wherein the general size of the lead frame is enlarged. However, the use of an enlarged lead frame necessarily results in an increased volume or enlargement of the semiconductor package incorporating such lead frame. Such semiconductor package fails to satisfy or meet the trend of light, thin, small and short semiconductor package products.
In another attempt to address the problem of insufficient numbers of signal leads, there has been developed a semiconductor package fabrication methodology wherein the conductive wire(s) for ground is/are directly bonded to a peripheral or circumferential portion of the top surface of the chip mounting board or die pad of the lead frame instead of one or more of the leads. During the wire bonding process, the lead frame is typically located on a substantially planar upper surface of a heat block which generates intense heat. The lead frame is fixed to the heat block through the use of a clamp. Subsequent to such affixation, the wire bonding process is performed. However, since the peripheral portion of the top surface of the die pad is not typically in direct contact with the heat block, a severe bouncing phenomenon occurs during the wire bonding process, thereby considerably reducing the yield rate or efficacy of the wire bonding. The bouncing phenomenon occurs as a result of contact with a capillary during the bonding process, and adversely affects the same.
BRIEF SUMMARY OF THE INVENTION
In accordance with the present invention, there is provided a semiconductor package including a lead frame comprising a frame including both a ground ring and a chip mounting board located therein. Extending between the ground ring and the chip mounting board are a plurality of elongate slots or apertures. The ground ring is formed to include recesses within the bottom surface thereof which create regions of reduced thickness. A semiconductor chip bonded to the chip mounting board may be electrically connected to leads of the lead frame and to the ground ring via conductive wires. Those conductive wires extending to the ground ring are bonded to the top surface thereof at locations which are not aligned with the recesses within the bottom surface, i.e., those regions of the ground ring of maximum thickness.
In the lead frame of the present semiconductor package, the ground ring is supported within the frame, and the chip mounting board supported within the ground ring by one or more tie bars which are connected to and extend between the frame, the ground ring, and the chip mounting board. The chip mounting board, the ground ring, the tie bars, the leads, the semiconductor chip, and the conductive wires are at least partially encapsulated by a sealing part. Within the sealing part, certain surfaces of the chip mounting board, the tie bars, the ground ring, and the leads are exposed. The completion of the semiconductor package is facilitated by a saw singulation process wherein excess portions of the lead frame outside the sealing part are removed.
The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
REFERENCES:
patent: 3838984 (1974-10-01), Crane et al.
patent: 4054238 (1977-10-01), Lloyd et al.
patent: 4530152 (1985-07-01), Roche et al.
patent: 4707724 (1987-11-01), Suzuki et al.
patent: 4756080 (1988-07-01), Thorp, Jr. et al.
patent: 4812896 (1989-03-01), Rothgery et al.
patent: 5041902 (1991-08-01), McShane
patent: 5157480 (1992-10-01), McShane et al.
patent: 5172213 (1992-12-01), Zimmerman
patent: 5172214 (1992-12-01), Casto
patent: 5200362 (1993-04-01), Lin et al.
patent: 5200809 (1993-04-01), Kwon
patent: 5214845 (1993-06-01), King et al.
patent: 5216278 (1993-06-01), Lin et al.
patent: 5221642 (1993-06-01), Burns
patent: 5258094 (1993-11-01), Furui et al.
patent: 5273938 (1993-12-01), Lin et al.
patent: 5277972 (1994-01-01), Sakumoto et al.
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5279029 (1994-01-01), Burns
patent: 5332864 (1994-07-01), Liang et al.
patent: 5336931 (1994-08-01), Juskey et al.
patent: 5343076 (1994-08-01), Katayama et al.
patent: 5406124 (1995-04-01), Morita et al.
patent: 5424576 (1995-06-01), Djennas et al.
patent: 5435057 (1995-07-01), Bindra et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5521429 (1996-05-01), Aono et al.
patent: 5604376 (1997-02-01), Hamburgen et al.
patent: 5608267 (1997-03-01), Mahulikar et al.
patent: 5639990 (1997-06-01), Nishihara et al.
patent: 5640047 (1997-06-01), Nakashima
patent: 5641997 (1997-06-01), Ohta et al.
patent: 5646831 (1997-07-01), Manteghi
patent: 5650663 (1997-07-01), Parthasarathi
patent: 5683806 (1997-11-01), Sakumoto et al.
patent: 5696666 (1997-12-01), Miles et al.
patent: 5701034 (1997-12-01), Marrs
patent: 5710064 (1998-01-01), Song et al.
patent: 5736432 (1998-04-01), Mackessy
patent: 5776798 (1998-07-01), Quan et al.
patent: 5783861 (1998-07-01), Son
patent: 5835988 (1998-11-01), Ishii
patent: 5859471 (1999-01-01), Kuraishi et al.
patent: 5866939 (1999-02-01), Shin et al.
patent: 5877043 (1999-03-01), Alcoe et al.
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5977613 (1999-11-01), Takata et al.
patent: 5977630 (1999-11-01), Woodworth et al.
patent: 5981314 (1999-11-01), Glenn et al.
patent: 5986885 (1999-11-01), Wyland
patent: 6001671 (1999-12-01), Fjelstad
patent: 6025640 (2000-02-01), Yagi et al.
patent: 6072228 (2000-06-01), Hinkle et al.
patent: RE36907 (2000-10-01), Templeton et al.
patent: 6130115 (2000-10-01), Okumura et al.
patent: 6130473 (2000-10-01), Mostafazadeh et al.
patent: 6140154 (2000-10-01), Hinkle et al.
patent: 6143981 (2000-11-01), Glenn
patent: 6198171 (2001-03-01), Huang et al.
patent: 622
Amkor Technology Inc.
Everhart Caridad
Luu Chuong A
Stetina Brunda Garred & Brucker
LandOfFree
Lead frame for semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lead frame for semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lead frame for semiconductor package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3189869