LDPC decoder, corresponding method, system and computer program

Details LDPC decoder, corresponding method, system and computer program LDPC decoder, corresponding method, system and computer program

2007-02-06

2007-02-06

Lamarre, Guy J. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S801000

Reexamination Certificate

active

10742643

ABSTRACT:
A decoder of LDPC codewords using the iterative belief propagation algorithm stores a posteriori information on variables. An updating device updates the a posteriori information on variables, and a first computation device computes variables to constrain messages from a posteriori information on variables and variable to constraint messages from previous iteration. A second computation device computes a constraint to variable messages from variable to constraint messages computed by the first computation device. A further computation device updates the a posteriori information on variables. A shuffle device transfers the a posteriori information on variables to the first computation device, and a further shuffle device transfers information from the second computation device to the storing device. The decoder further includes a device for compression-storage-decompression of the constraint to variable messages. The disclosure also relates to a corresponding method, computer program and system.

REFERENCES:
patent: 2005/0204271 (2005-09-01), Sharon et al.
J. Zhang and M. Fossorier, “Shuffled Belief Propagation Decoding”, IEEE 2002, pp. 8-15.
Pearl, J., “Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference”, San Mateo,CA: Morgan Kaufmann Publishers, Inc., 1988, pp. 1-7.
Kschischang, F.R. and Frey, B.J., “Iterative Decoding of Compound Codes by Probability Propagation in Graphical Models”, IEEE Journal on Selected Areas in Communications, Feb. 1998, vol. 16, pp. 219-230.
Kschischang, F.R., and Frey, B.J. and Loeliger, H., “Factor Graphs and the Sum-Product Algorithm”, IEEE Trans. on Information Theory, Feb. 2001, vol. 47, No. 2, pp. 498-519.
Gallager, R.G., “Low-Density Parity-Check Codes”, 1963 SCHOOL=MIT, pp. 2-13.
Boutillon, E. and Castura, J. and Kschischang, F.R., “Decoder-First Code Design”, Proceedings of the 2nd International Symposium on Turbo Codes and Related Topics, Brest, France, 2000 pp. 459-462.
MacKay, D.J.C., “Good Error-Correcting Codes Based on Very Sparse Matrices”, IEEE Transactions on Information Theory, Mar. 1999, vol. 45, No. 2, pp. 399-431.
Blanksby, A.J. and Howland C.J., “A 690-mW I-Gb/s 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder”, IEEE Journal of Solid-State Circuits, Mar. 2002 vol. 37, No. 3, pp. 404-412.
Zhang, T. and Parhi, K.K., “Joint Code and Decoder Design for Implementation -Oriented (3, k)-regular LDPC codes”, IEEE Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, 2001, vol. 2 pp. 1232-1236.
Zhang, T. and Wang, Z and Parhi, K.K., “On Finite Precision Implementation of Low Density Parity Check Codes Decoder”, Proceedings of ISCAS, Sydney, Australia, May 2001. pp. 1-4.
Zhang, T. and Parhi, K.K., “VLSI Implementation-Oriented (3,k)-Regular Low-Density Parity-Check Codes”, IEEE Workshop on Signal Processing Systems 2001, SIPS, Sep. 2001, pp. 25-36.
Luby, M.G. and Mitzemnacher, M. and Shokrollahi, M.A. and Spielman, D.A., “Improved Low-Density Parity-Check Codes Using Irregular Graphs”, IEEE Transactions on Information Theory, Feb. 2001 vol. 47, No. 2, pp. 585-598.
Richardson, T.J. and Urbanke, R.L, “The Capacity of Low-Density Parity-Check Codes Under Message-Passing Decoding”, IEEE Transactions on Information Theory, Feb. 2001, vol. 47, No. 2, pp. 599-618.
Richardson, T.J. and Shokrollahi, M.A. and Urbanke, R.L., “Design of Capacity-Approaching Irregular Low-Density Parity-Check Codes”, IEEE Transactions on Information Theory, Feb. 2001 vol. 47, No. 2, pp. 619-637.
Richardson, T.J. and Urbanke, R.L., “Efficient Encoding of Low-Density Parity-Check Codes”, IEEE Transactions on Information Theory, Feb. 2001, vol. 47, No. 2, pp. 638-656.
Chung, S-Y. and Forney, G.D. and Richardson, T.J. and Urbanke, R.L, “On the Design of Low-Density Parity-Check Codes within 0.0045 dB of the Shannon Limit”, IEEE Communications Letters, 2001 vol. 5, No. 2, pp. 58-60.
Forney, G.D., “On Iterative Decoding and the Two-Way Algorithm”, Proc. of the Int. Symp. on Turbo-Codes Topics, Brest, France, 1997.
MacKay, D.J.C and Neal, R.M., “Good Codes Based on Very Sparse Matrices”, 5th IMA Conference on Cryprography and Coding, Berlin, Germany, Springer, 1997. pp. 1-12.
Mackay, D.J.C and Neal, R.M., “Near Shannon Limit Performance of Low-Density Parity-Check Codes”, IEEE Electronic Letter, vol. 32, No. 18, 1996, pp. 1645-1646.
Chen, J. and Fossorier, M.P.C., “Density Evolution for Two Improved BP-Based Decoding Algorithms of LDPC Codes”, IEEE Communication Letters,vol. 6, No. 5, May 2002, pp. 208-210.
Fossorier, M.P.C. and Mihaljevic, M. and Imai, I., “Reduced Complexity Iterative Decoding of Low-Density Parity-Check Codes Based on Belief Propagation”, IEEE Transactions on Communications, vol. 47, No. 5, May 1999, pp. 673-680.
MacKay, D.J.C and Wilson, S.T. and Davey, M.C., “Comparison of Constructions of Irregular Gallager Codes”, IEEE Transaction on Communications, vol. 47, No. 10, Oct. 1999, pp. 1449-1454.
Eleftheriou, E. and Mittelholzer, T. and Dholakia, A., “Reduced-Complexity Decoding Algorithm for Low-Density Parity-Check Codes”, IEEE Electronics Letters, vol. 37, No. 2, Nov. 2000, pp. 102-104.
Lafferty, J. and Rockmore, D., “Codes and Iterative Decoding on Algebraic Expander Graphs”, International Symposium on Information Theory and its Applications, Honolulu, Hawai, U.S.A., Nov. 2000, pp. 1-4.
Fossorier, M.P.C., “Iterative Reliability-Based Decoding of Low-Density Parity-Check Codes”, IEEE Journal on Selected Areas in Communications,vol. 19, No. 5, May 2001,pp. 908-917.
Leung, W.K. and Lee, W.L. and Wu, A. and Li, P., “Efficient Implementation Technique of LDPC Decoder”, IEEE Electronic Letters, vol. 37, No. 20, Nov. 2001, pp. 1231-1232.
Mao Y. and Banihashemi, A.H., “Decoding Low-Density Parity-Check Codes With Probabilistic Scheduling”, IEEE Communications Letters,vol. 5, Oct. 2001,pp. 414-416.
Hu, X.-Y. and Eleftheriou, E. and Arnold, D.-M. and Dholakia, A., “Efficient Implementations of the Sum-Product Algorithm for Decoding LDPC Codes”, IEEE Global Telecommunications Conference, Nov. 2001, pp. 1036-1036.
Kou, Y. and Lin, S. and Fossorier, M.P.C., “Low-Density Parity-Check Codes Based on Finite Geometries: A Rediscovery and New Results”, IEEE Transactions on Information Theory, vol. 47, No. 7, Nov. 2001, pp. 2711-2736.
Campello, J. and Modha, D.S., “Extended Bit-Filling and LDPC Code Design”, IEEE Global Telecommunications Conference, Nov. 2001, pp. 985-989.
Chen, J. and Fossorier, M.P.C., “Decoding Low-Density Parity-Check Codes with Normalized APP-Based Algorithm”, IEEE Global Telecommunications Conference, Nov. 2001, pp. 1026-1030.
Haley, D. and Grant, A. and Buetefuer, “Iterative Encoding of Low-Density Parity-Check Codes”, 3rd AusCTW, Feb. 2002, Camberra, Australia, pp. 1-3.
Chen, J. and Fossorier, M.P.C., “Near Optimum Universal Belief Propagation Based Decoding of Low-Density Parity-Check Codes”, IEEE Transactions on Communications,vol. 50, No. 3, Mar. 2002, pp. 406-414.
Ping, L. and Leung, W.K., “Decoding of Low-Density Parity-Check Codes with Finite Quantization”, IEEE Communications Letters,vol. 4, No. 2, Feb. 2000,pp. 62-64.
Yeo, E. and Pakzad, P. and Nikolic, B. and Anantharam, V., “VLSI Architectures for Iterative Decoders in Magnetic Recording Channels”, IEEE Transactions on Magnetics,vol. 37, No. 2, Mar. 2001, pp. 748-755.
Kim, S. and Sobelman, G.E. and Moon, J., “Parallel VLSI Architectures for a Class of LDPC Codes”, IEEE ISCAS 2002, pp. 1193-1196.
Mansour, M.M. and Shanbhag, N.R., “Low-Power VLSI Decoder Architectures for LDPC Codes”, Int. Symp. Low Power E

Affiliated with

Also associated with

Rating

LDPC decoder, corresponding method, system and computer program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with LDPC decoder, corresponding method, system and computer program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LDPC decoder, corresponding method, system and computer program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3812350