LDPC decoder

Details LDPC decoder LDPC decoder

2005-06-22

2008-11-18

Chase, Shelly A (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

Reexamination Certificate

active

07454693

ABSTRACT:
An LDPC decoder having a determined number of processing units operating in parallel, storage circuitry capable of containing first words containing a juxtaposition of messages of a first type, and second words containing a juxtaposition of messages of a second type, a message provision unit capable of providing each processing unit with a message of the first type or a message of the second type, and a message write unit capable of writing, into the storage circuitry, first words or second words. The message provision unit is capable of providing a message at a position in a word which depends on the word or the message write unit is capable of writing each message at a position in the word which depends on the word.

REFERENCES:
patent: 2004/0034828 (2004-02-01), Hocevar
patent: 2005/0262420 (2005-11-01), Park et al.
Kienle et al, A synthesizable IP COre for DVB-S2 LDPC COde Decoding, 2005, IEEE Proceedings of the Design, Automation and Test in Europe Conf. & Exhibition, p. 1-6.
Babvey et al. AN efficient R-Mesh Implementation of LDPC Codes Message-passind Decoder, Apr. 2005, Proceddings of the 19th IEEE internation Parallel and Distributed Processing Symposium, p. 1-8.
Kienle et al., Efficinet hardware realization of IRA code decoders, 2004, IEEE, p. 286-291.
French Search Report from French Patent Application No. 04/51308, filed Jun. 22, 2004.
Karkooti M. et al. “Semi-parallel reconfigurable architectures for real-time LDPC decoding” Proc., IEEE Conference on Information Technoloyg Computing, ITCC '04, vol. 1, Apr. 5, 2004, pp. 579-582.
Tong Zhang et al. “A54 MBPS (3,6)—Regular FPGA decoder” Proc., IEEE Workshop on Signal Processing Systems, San Diego, CA, Oct. 16, 2002, pp. 127-132, XP010616589.
Selvarathinam A., et al. “A massively scaleable decoder architecture for low-density parity-check codes” Proc., IEEE International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, vol. 2 of 5, May 25, 2003, pp. 61-64, XP002260921 ISBN: 0-7803-7761-3.
Gunnam K. et al. “An LDPC decoding schedule for memory access reduction” Proc., IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 5, May 17, 2004, pp. 173-176, XP002302865.
Mansour M. M. et al. “High-throughput LDPC decoders” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, No. 6, Dec. 6, 2003, pp. 976-996, XP002302866 ISSN: 1063-8210.
Cocco M. et al. “A scalable architecture for LDPC decoding” Proc., IEEE Design, Automation and Test in Europe Conf. and Exhibition Designers Forum, Date '04, vol. 3, Feb. 16, 2004, pp. 88-93, XP010685018.
Blanksby A.J. et al. “A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder” IEEE Journal of Solid-State Circuits IEEE USA, vol. 37, No. 3, Mar. 2002, pp. 404-412, XP002302867 ISSN: 0018-9200.
Mansour M.M. et al. “Architecture-aware low-density parity-check codes” Proc., IEEE International Symposium on Circuits and Systems, Bangkok, Thailand, vol. 2, May 25, 2003, pp. II 57-II 60, XP002302868 ISBN: 0-7803-7761-3.

Affiliated with

Also associated with

Rating

LDPC decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with LDPC decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LDPC decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4022013