Layout structure for use in flash memory device

Details Layout structure for use in flash memory device Layout structure for use in flash memory device

2006-04-25

2008-12-09

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S053000, C365S063000, C365S206000, C365S185180

Reexamination Certificate

active

07463518

ABSTRACT:
A flash memory device includes a core region, high-voltage pump regions disposed at one side of the core region, and a peripheral control region disposed at one side of the core region and between the high-voltage pump regions.

REFERENCES:
patent: 5652450 (1997-07-01), Hirano
patent: 6195306 (2001-02-01), Horiguchi et al.
patent: 6310815 (2001-10-01), Yamagata et al.
patent: 6804154 (2004-10-01), Kitagawa et al.
patent: 6847576 (2005-01-01), Kang
patent: 7078762 (2006-07-01), Ishii et al.
patent: 2001/0040274 (2001-11-01), Hidaka
patent: 05090525 (1993-04-01), None
patent: 10189877 (1998-07-01), None
patent: 2000195297 (2000-07-01), None
patent: 2004-199778 (2004-07-01), None
patent: 100172333 (1998-10-01), None
patent: 100240665 (1999-10-01), None
patent: 1020040003209 (2004-01-01), None
patent: 1020060080423 (2006-07-01), None

Affiliated with

Also associated with

Rating

Layout structure for use in flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout structure for use in flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout structure for use in flash memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4036051