Layout optimization using parameterized cells

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07865848

ABSTRACT:
A method of layout optimization containing parameterized cells includes reading a physical design containing parameterized cells, creating a new version for each of usage of a given parameterized cell. The method optimizes physical design shapes of each new version of the parameterized cell by assigning variables to parameters of the parameterized cell according to a desired objective. Then, the method updates the parameters of each new version of the parameterized cell and replaces each new version of the parameterized cell with an instance of the parameterized cell having updated parameters. The method can optionally adjust physical design shapes based on constraints related to the parameters.

REFERENCES:
patent: 5802349 (1998-09-01), Rigg et al.
patent: 7007258 (2006-02-01), Li

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Layout optimization using parameterized cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout optimization using parameterized cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout optimization using parameterized cells will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2689087

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.