Layout of network using parallel and series elements

Details Layout of network using parallel and series elements Layout of network using parallel and series elements

2006-01-17

2008-09-23

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07428719

ABSTRACT:
Disclosed are systems, methods, and algorithms for network layout. A network layout having subnetworks of matching series and parallel elements is systematically generated to implement the network within area constraints. After the selection of the number of rows of network elements, the number of elements in each row, the sequencing of the elements, and the element locations, are systematically determined. The network layout systematically produced reduces the influence of unfavorable factors on the network such as temperature gradients, process gradients, and interference, by dispersing subnetwork elements throughout the layout.

REFERENCES:
patent: 3686593 (1972-08-01), Zakaria
patent: 6013569 (2000-01-01), Lur et al.
patent: 6186447 (2001-02-01), Virdee
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6405356 (2002-06-01), Yang
patent: 6539533 (2003-03-01), Brown, III et al.
patent: 6646509 (2003-11-01), Sobel
patent: 6751784 (2004-06-01), Du
patent: 2002/0171079 (2002-11-01), Braun et al.
patent: 2004/0013232 (2004-01-01), Rahn

Affiliated with

Also associated with

Rating

Layout of network using parallel and series elements does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout of network using parallel and series elements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout of network using parallel and series elements will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3983997