Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-14
2006-11-14
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07137092
ABSTRACT:
A plurality of standard cells10are arranged to form a channel-less standard cell array1, which has vertical and horizontal sides. A plurality of first proximity dummy cells20are arranged along each of the vertical sides of the standard cell array to form a first proximity dummy bands20such that the upper and lower sides of the first proximity dummy cells are in contact with each other and such that the left or right side of each of the first proximity dummy cells is in contact with the vertical side of the standard cell array1. Furthermore, a plurality of second proximity dummy bands are arranged along each of the horizontal sides of the standard cell array to form a second proximity dummy bands such that the upper or lower side of each of the second proximity dummy cells is in contact with the horizontal side of the standard cell1.
REFERENCES:
patent: 5278105 (1994-01-01), Eden et al.
patent: 5656834 (1997-08-01), Grzyb et al.
patent: 5705301 (1998-01-01), Garza et al.
patent: 5723233 (1998-03-01), Garza et al.
patent: 5847421 (1998-12-01), Yamaguchi
patent: 5885856 (1999-03-01), Gilbert et al.
patent: 6189136 (2001-02-01), Bothra
patent: 6194252 (2001-02-01), Yamaguchi
patent: 6260177 (2001-07-01), Lee et al.
patent: 6553553 (2003-04-01), Komaki
patent: 6563148 (2003-05-01), Kawashima et al.
patent: 6567964 (2003-05-01), Shin et al.
patent: 6603162 (2003-08-01), Uchiyama et al.
patent: 6635935 (2003-10-01), Makino
patent: 6693315 (2004-02-01), Kuroda et al.
patent: 6925627 (2005-08-01), Longway et al.
patent: 6996764 (2006-02-01), Yamada
patent: 2001/0004122 (2001-06-01), Ito
patent: 2001/0056569 (2001-12-01), Komaki
patent: 2002/0199162 (2002-12-01), Ramaswamy et al.
patent: 2003/0135835 (2003-07-01), Komaki
patent: 2004/0044983 (2004-03-01), Dillon et al.
patent: A-7-335844 (1995-12-01), None
patent: A-9-289251 (1997-11-01), None
patent: A-2001-144171 (2001-05-01), None
patent: A-2002-009161 (2002-01-01), None
patent: A-2002-313937 (2002-10-01), None
Diagram of a Portion of a Standard Cell Array; Kawasaki Microelectronics, 2002.
Kawasaki Microelectronics Inc.
Oliff & Berridg,e PLC
Whitmore Stacy A.
LandOfFree
Layout method of semiconductor integrated circuit, layout... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout method of semiconductor integrated circuit, layout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout method of semiconductor integrated circuit, layout... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702116