Layout method of semiconductor circuit, program and design...

Details Layout method of semiconductor circuit, program and design... Layout method of semiconductor circuit, program and design...

2011-04-26

2011-04-26

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Reexamination Certificate

active

07934178

ABSTRACT:
A method of a layout a semiconductor circuit has obtaining transistor characteristic information on the basis of layout information about regions formed with transistors, obtaining a polynomial expression representing a relationship between characteristic values of a circuit including of the transistors and the transistor characteristic information, calculating a plurality of characteristic values corresponding to plural sets of transistor characteristic information by use of the polynomial expression, selecting part of the plurality of characteristic values on the basis of a restriction about the characteristic values, the layout information or the transistor characteristic information; and obtaining the transistor characteristic information or the layout information corresponding to the selected characteristic values.

REFERENCES:
patent: 6169968 (2001-01-01), Kabuo
patent: 6425111 (2002-07-01), del Mar Hershenson
patent: 7047505 (2006-05-01), Saxena et al.
patent: 2004/0044511 (2004-03-01), Sekido et al.
patent: 2006/0142987 (2006-06-01), Ishizu et al.
patent: 2007/0106966 (2007-05-01), Inoue et al.
patent: 11-085839 (1999-03-01), None
patent: 2004-086546 (2004-03-01), None
patent: 2006178907 (2006-07-01), None
Japanese Notification of Reasons for Rejection, English-language translation, mailed Dec. 21, 2010 for corresponding Japanese Application No. 2006-300507.
Fujita, Tomohiro “Statistical Timing Analysis Method for Large Scale Integrated Circuit”, DA Symposium 2000, Information Processing Society of Japan, vol. 2000, No. 8, Jul. 17, 2000, pp. 91-96.

Affiliated with

Also associated with

Rating

Layout method of semiconductor circuit, program and design... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout method of semiconductor circuit, program and design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout method of semiconductor circuit, program and design... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2732245