Layout method of decoupling capacitors

Details Layout method of decoupling capacitors Layout method of decoupling capacitors

2007-05-22

2007-05-22

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

11023829

ABSTRACT:
A layout method of decoupling capacitors while ensuring the decoupling capacitance necessary for each grid area. The method includes calculating the total power consumption of logic cells, arranging the decoupling capacitance throughout the subject area in correspondence with the total power consumption, dividing the subject area into a plurality of grid areas, arranging the logic cells in each grid area, determining whether the decoupling capacitance is sufficient in each grid area for the logic cells in that grid area, and performing a supplementing process of the decoupling capacitance based on whether the decoupling capacitance is sufficient.

REFERENCES:
patent: 5322438 (1994-06-01), McNutt et al.
patent: 6061508 (2000-05-01), Mehrotra et al.
patent: 6487702 (2002-11-01), Lin et al.
patent: 6523159 (2003-02-01), Bernstein et al.
patent: 6532439 (2003-03-01), Anderson et al.
patent: 6571184 (2003-05-01), Anderson et al.
patent: 6618843 (2003-09-01), Dansky et al.
patent: 6618845 (2003-09-01), Thorp et al.
patent: 6763509 (2004-07-01), Korobkov
patent: 6807656 (2004-10-01), Cao et al.
patent: 6898769 (2005-05-01), Nassif et al.
patent: 6937971 (2005-08-01), Smith et al.
patent: 2002/0095647 (2002-07-01), Bernstein et al.
patent: 2004/0226735 (2004-11-01), Wu et al.
patent: 2004/0230926 (2004-11-01), Berry et al.
patent: 2004/0250229 (2004-12-01), Tran
patent: 2006/0075369 (2006-04-01), Dillon et al.
patent: 2006/0123376 (2006-06-01), Vogel et al.
patent: 2006/0190895 (2006-08-01), Ishikawa
patent: 2002-288253 (2002-10-01), None
patent: 2003-256489 (2003-09-01), None
Su, H., Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layout Designs, IBM.
Wang, J., Standard cell design with resolution-enhancement-technique-driven reularly placed contacts and gates, Mar. 16, 2005, SPIE Digital Library, Jan.-Mar. 2005, vol. 4 Issue 1, 013001.

Affiliated with

Also associated with

Rating

Layout method of decoupling capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout method of decoupling capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout method of decoupling capacitors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3766162