Static information storage and retrieval – Format or disposition of elements
Reexamination Certificate
2007-04-25
2008-12-02
Mai, Son L (Department: 2827)
Static information storage and retrieval
Format or disposition of elements
C365S063000, C365S148000, C365S163000
Reexamination Certificate
active
07460386
ABSTRACT:
The layout method for a semiconductor device includes locating a plurality of first bit line selection circuits at a first side of a variable resistive memory cell block, and locating a plurality of second bit line selection circuits at a second side of the variable resistive memory cell block opposite the first side. The method further includes connecting the first bit line selection circuits with respective odd-numbered local bit lines of the variable resistive memory cell block, and connecting the second bit line selection circuits with respective even-numbered local bit lines of the variable resistive memory cell block. The method still further includes selectively connecting respective odd-numbered local bit lines to a global bit line using the first bit line selection circuits, and selectively connecting respective even-numbered local bit lines to the global bit line using the second bit line selection circuits.
REFERENCES:
patent: 6735104 (2004-05-01), Scheuerlein
patent: 6778421 (2004-08-01), Tran
patent: 6937505 (2005-08-01), Morikawa
patent: 6982902 (2006-01-01), Gogl et al.
patent: 7002837 (2006-02-01), Morimoto
patent: 7027342 (2006-04-01), Inoue
patent: 7123535 (2006-10-01), Kurotsuchi et al.
patent: 7227776 (2007-06-01), Cho et al.
patent: 2006/0120148 (2006-06-01), Kim et al.
patent: 2006/0148135 (2006-07-01), Matsuoka et al.
patent: 2006/0291277 (2006-12-01), Cho et al.
patent: 2007/0210296 (2007-09-01), Cote et al.
patent: 2004-110867 (2004-04-01), None
Cho Beak-hyung
Choi Byung-gil
Kim Du-eung
Kwak Choong-keun
Mai Son L
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
LandOfFree
Layout method of a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout method of a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout method of a semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4051609