Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-14
2006-03-14
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07013444
ABSTRACT:
A layout design system of a semiconductor integrated circuit, comprising: a library information storage unit configured to register a basic via shape list; a technology database storage unit configured to register a list expressing an optimum wire terminating process for each via shape of said basic via shape list registered in said library information storage unit; and a central processing control unit configured to refer to the lists respectively registered in said library information storage unit and said technology database storage unit, select an optimum line processing, and execute a line design.
REFERENCES:
patent: 5745124 (1998-04-01), Parks et al.
patent: 5905654 (1999-05-01), Tanino et al.
patent: 6262487 (2001-07-01), Igarashi et al.
patent: 6546540 (2003-04-01), Igarashi et al.
patent: 6769103 (2004-07-01), Chevallier et al.
patent: 6813756 (2004-11-01), Igarashi et al.
patent: 3-237741 (1991-10-01), None
patent: 6-332987 (1994-12-01), None
U.S. Appl. No. 09/713,050, filed Nov. 2000, Igarashi et al.
Igarashi Mutsunori
Mitsuhashi Takashi
DLA Piper Rudnick Gray Cary US LLP
Kabushiki Kaisha Toshiba
Siek Vuthe
Tat Binh
LandOfFree
Layout design system, layout design method and layout design... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout design system, layout design method and layout design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout design system, layout design method and layout design... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3525048