Layout design method and system for an improved place and route

Details Layout design method and system for an improved place and route Layout design method and system for an improved place and route

1998-05-13

2000-08-29

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 10, G06F 1750

Patent

active

061102229

ABSTRACT:
A layout design method and system for a semiconductor integrated circuit improves circuit performances related to operated frequency and power consumption by improved placement and routing. The method features an intersecting wiring predicting step that predicts the number of the intersecting wirings based on predicted wiring routes and an intersecting wiring capacitance calculating step that calculates the capacitances between the intersecting wirings.

REFERENCES:
patent: Re35671 (1997-11-01), Hartoog
patent: 4593363 (1986-06-01), Burstein
patent: 5140402 (1992-08-01), Murakata
patent: 5367469 (1994-11-01), Hartoog
patent: 5469366 (1995-11-01), Yang
patent: 5587923 (1996-12-01), Wang
patent: 5610833 (1997-03-01), Chang et al.
patent: 5774371 (1998-06-01), Kawakami
patent: 5787268 (1998-07-01), Sugiyama et al.
patent: 5798936 (1998-08-01), Cheng
patent: 5838582 (1998-11-01), Mehrotra et al.
patent: 5847965 (1998-12-01), Cheng
patent: 5896300 (1999-04-01), Raghavan et al.
patent: 5923565 (1999-07-01), Smith et al.
patent: 5926397 (1999-07-01), Yamanouchi
S. Prasitjutrakul et al., A Timing-Driven Global Router for Custom Chip Design, IEEE International Conference on Computer-Aided Design, pp. 48-51., Nov. 1990.
S. Kim et al., PERFLEX: A Performance Driven Module Generator, European Design Automation Conference, pp. 154-159., Sep. 1992.
Keh-Jeng Chang et al., HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs, IEEE Conference on Computer-Aided Design, pp. 294-297, Nov. 1991.
H. Youssef et al., Timing Constraints for Correct Performance, IEEE International Conference on Computer-Aided Design, pp. 24-27, Nov. 1990.
S. Liu, Alleviating Routing Congestion by Combining logic Resynthesis and Linear Placement, 4th European Conference on Design Automation, pp. 578-582, Feb. 1993.

Affiliated with

Also associated with

Rating

Layout design method and system for an improved place and route does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout design method and system for an improved place and route, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout design method and system for an improved place and route will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1244796