Layout design device and layout method

Details Layout design device and layout method Layout design device and layout method

2011-01-04

2011-01-04

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07865860

ABSTRACT:
A layout design device according to an exemplary aspect of the present invention is a layout design device for designing layout of an integrated circuit, including a routing section for adjacently wiring a signal line having a high activity rate and a signal line having a low activity rate based on an activity rate of the signal line of each circuit element.

REFERENCES:
patent: 6507941 (2003-01-01), Leung et al.
patent: 6950998 (2005-09-01), Tuan
patent: 7360193 (2008-04-01), Burstein et al.
patent: 7464359 (2008-12-01), Habitz et al.
patent: 7555741 (2009-06-01), Milton et al.
patent: 2007/0220473 (2007-09-01), Goto
patent: 2007/0226673 (2007-09-01), Habitz et al.
patent: 2009/0241079 (2009-09-01), Binder et al.
patent: 09269958 (1997-10-01), None

Affiliated with

Also associated with

Rating

Layout design device and layout method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout design device and layout method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout design device and layout method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2621310