Electronic digital logic circuitry – Exclusive function – With field-effect transistor
Reexamination Certificate
2007-11-20
2007-11-20
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Exclusive function
With field-effect transistor
C326S112000, C326S096000
Reexamination Certificate
active
11177563
ABSTRACT:
A layout area efficient, high speed, dynamic multi-input exclusive OR (XOR) and exclusive NOR (XNOR) logic gate circuit design of especial utility with respect to integrated circuit devices. The logic gate design disclosed herein utilizes fewer transistors than traditional static designs and, therefore, requires a smaller amount of integrated circuit layout area while nevertheless affording higher speed operating performance than that exhibited in existing conventional circuits.
REFERENCES:
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4645954 (1987-02-01), Schuster
patent: 4749886 (1988-06-01), Hedayati
patent: 4888499 (1989-12-01), Sanwo et al.
patent: 5134616 (1992-07-01), Barth, Jr. et al.
patent: 5399921 (1995-03-01), Dobbelaere
patent: 5859548 (1999-01-01), Kong
patent: 5936427 (1999-08-01), Tsujihashi
patent: 61-264820 (1986-11-01), None
patent: 03-262317 (1991-11-01), None
patent: 08-123665 (1996-05-01), None
Chu, Kan M. and Pulfrey, David I., Design Procedures for Differential Cascode Voltage Switch Circuits, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 6, Dec. 1986, pgs. 1082-1087.
Cho James H.
Hammond Crystal L
Hogan & Hartson LLP
Kubida William J.
Meza Peter J.
LandOfFree
Layout area efficient, high speed, dynamic multi-input... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layout area efficient, high speed, dynamic multi-input..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout area efficient, high speed, dynamic multi-input... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3851400