Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-11-21
2006-11-21
Dildine, R. Stephen (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07139959
ABSTRACT:
A low density parity check (LDPC) code that is particularly well adapted for hardware implementation of a belief propagation decoder circuit (38) is disclosed. The LDPC code is arranged as a parity check matrix (H) whose rows and columns represent check sums and input nodes, respectively. The parity check matrix is grouped into subsets of check sum rows, in which the column weight is a maximum of one. The decoder circuitry includes a parity check value estimate memory (52). Adders (54) generate extrinsic estimates, from immediately updated input node probability estimates, and the extrinsic estimates are applied to parity check update circuitry (56) for generating new parity check sum value estimates. These parity check sum value estimates are stored back into the memory (52), and after addition with the extrinsic estimates, are stored in a column sum memory (66) of a corresponding bit update circuit (60) as updated probability values for the input nodes.
REFERENCES:
patent: 5406570 (1995-04-01), Berrou et al.
patent: 5446747 (1995-08-01), Berrou et al.
patent: 5563897 (1996-10-01), Pyndiah et al.
patent: 5630156 (1997-05-01), Privat et al.
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6065147 (2000-05-01), Pyndiah et al.
patent: 6108388 (2000-08-01), Douillard et al.
patent: 6119264 (2000-09-01), Berrou et al.
patent: 6122763 (2000-09-01), Pyndiah et al.
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6633856 (2003-10-01), Richardson et al.
patent: 2003/0023917 (2003-01-01), Richardson et al.
patent: 2003/0033575 (2003-02-01), Richardson et al.
patent: 2003/0043487 (2003-03-01), Morita et al.
patent: 2003/0065989 (2003-04-01), Yedida et al.
patent: 2003/0104788 (2003-06-01), Kim
patent: 2004/0034828 (2004-02-01), Hocevar
Tanner, et al., “A Class of Group-Structured LDPC Code”, ISTA-2001 Proc. (Ambleside, England, 2001).
Richardson, et al., “Design of Capacity-Approaching Irregular Low-Density Parity Check Codes”, IEEE Trans. on Information Theory, vol. 47, No. 2 (Feb. 2001), pp. 619-637.
Richardson, et al., “Efficient Encoding of Low-Density Parity-Check Codes”, IEEE Trans. on Information Theory, vol. 47, No. 2 (Feb. 2001), pp. 638-656.
Zhang, et al., “VLSI Implementation-Oriented (3,k)-Regular Low-Density Parity-Check Codes”, IEEE Workshop on Signal Processing Systems (Sep. 2001), pp. 25-36.
Boutillon, et al., “Decorder-First Code Design”, Proc.: Int'l Symp. on Turbo Codes and Related Topics (Brest, France, Sep. 2001).
Sridhara, et al., “Low Density Parity Check Codes from Permutation Matrices”, 2001 Conference on Information Sciences and Systems (Johns Hopkins University, Mar. 12, 2001).
Li, et al., “Generalized Product Accumulate Codes: Analysis and Performance”, Global Communications Conference (Globecomm)(IEEE, 2001), pp. 975-979.
Mansour, et al., “Turbo Decoder Architectures for Low-Density Parity Check Codes”, Global Communications Conference (Globecomm) (IEEE, 2002), pp. 1383-1388.
Mansour, et al., “On the Architecture-Aware Structure of LDPC Codes from Generalized Ramanujan Graphs and their Decoder Architectures”, 2003 Conf. Inf. Sci. (Mar. 12, 2002).
Chung et al., “Analysis of Sum-Product Decoding of Low-Density Parity-Check Codes using a Gaussian Approximation”, Trans. Inf. Theory, V. 47, No. 2 (IEEE, Feb. 2001). 657-70.
Gallager, Low-Density Parity-Check codes (MIT Press, 1963).
Mackay, et al., “Comparison of Constructions of Irregular Gallager Codes”, Trans. Comm., vol. 47, No. 10 (IEEE, Oct. 1999), pp. 1449-1454.
Brady W. James
Dildine R. Stephen
Shaw Steven A.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Layered low density parity check decoding for digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layered low density parity check decoding for digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layered low density parity check decoding for digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3668722