Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-11-29
2005-11-29
Hudspeth, David (Department: 2651)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
Reexamination Certificate
active
06970976
ABSTRACT:
A method of improving memory access for a computer system, by sending load requests to a lower level storage subsystem along with associated information pertaining to intended use of the requested information by the requesting processor, without using a high level load queue. Returning the requested information to the processor along with the associated use information allows the information to be placed immediately without using reload buffers. A register load bus separate from the cache load bus (and having a smaller granularity) is used to return the information. An upper level (Li) cache may then be imprecisely reloaded (the upper level cache can also be imprecisely reloaded with store instructions). The lower level (L2) cache can monitor L1 and L2 cache activity, which can be used to select a victim cache block in the L1 cache (based on the additional L2 information), or to select a victim cache block in the L2 cache (based on the additional L1 information). L2 control of the L1 directory also allows certain snoop requests to be resolved without waiting for L1 acknowledgement. The invention can be applied to, e.g., instruction, operand data and translation caches.
REFERENCES:
patent: 5689679 (1997-11-01), Jouppi
patent: 5737751 (1998-04-01), Patel et al.
patent: 5978888 (1999-11-01), Arimilli et al.
patent: 6073211 (2000-06-01), Cheng et al.
patent: 6115795 (2000-09-01), Gilda et al.
patent: 6122711 (2000-09-01), Mackenthun et al.
patent: 6145059 (2000-11-01), Arimilli et al.
patent: 6148372 (2000-11-01), Mehrotra et al.
Arimilli Ravi Kumar
Clark Leo James
Dodson John Steven
Guthrie Guy Lynn
Dillon & Yudell LLP
Hudspeth David
International Business Machines - Corporation
Salys Casimer K.
Tzeng Fred F.
LandOfFree
Layered local cache with lower level cache optimizing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Layered local cache with lower level cache optimizing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layered local cache with lower level cache optimizing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497479