Layered decoding approach for low density parity check...

Details Layered decoding approach for low density parity check... Layered decoding approach for low density parity check...

2007-02-20

2007-02-20

Baker, Stephen M. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

11056755

ABSTRACT:
A method of decoding in layers data received in a communication system, comprising receiving a codeword containing a plurality of elements and translating the plurality of elements into probability values by dividing the rows of at least one column of a parity check matrix associated with the codeword into groups and processing at least some of the groups separately.

REFERENCES:
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6633856 (2003-10-01), Richardson et al.
patent: 2003/0023917 (2003-01-01), Richardson et al.
patent: 2003/0104788 (2003-06-01), Kim
patent: 2004/0034828 (2004-02-01), Hocevar
patent: 2004/0057575 (2004-03-01), Zhang et al.
patent: 2004/0194007 (2004-09-01), Hocevar
Mansour, M. M., et al., “Low-Power VLSI Decoder Architecture for LDPC Codes”, Proc. ISPLED 2002, pp. 284-289.
Ping, et al., “Concatenated Tree Codes: A Low-Complexity, High-Performance Approach” Ieee Transactions on Information Theory, vol. 47, No. 2, Feb. 2001.
Guilloud, R. et al., “-Min Decoding Algorithm Of Regualr And Irregular LDPC Codes,” International Symposium On Turbo Codes, Brest, France, Sep. 1-5, 2003, pp. 451-454.
Gunnam, K. et al., “An LDPC Decoding Schedule For Memory Access Reduction,” IEEE International Conference On Acoustics, Speech And Signal Processing (ICASSP), Montreal, May 2004, pp. V:173-176.
Jones, C. et al., “Approximate-Min* Constraint Node Updating For LDPC Code Decoding,” IEEE Military Communications Conference (MILCOM), Oct. 2003, pp. 157-162.
Mansour, M. M., et al., “A Novel Design Methodology for High Performance Programmable Decoder Cores For AA-LDPC Codes,” IEEE Workshop On Signal Process Systems (SIPS), Aug. 2003, pp. 29-34.
Olcer, S., “Decoder Architecture For Array-code Based LDPC Codes,” IEEE Global Telecomm. Conf. (GLOBECOM), San Francisco, CA., Dec. 2003, pp. 2046-2050.
Rosenthal, J. et al., “Constructions Of Regular And Irregular LDPC Codes Using Ramanujan Grahps And Ideas From Margulis,” Proceedings IEEE International Symposium On Information Theory, Washington, D.C., Jun. 2001, p. 4.
Sridhara, D. et al., “Low Density Parity Check Codes From Permutation Matrices,” Conference On Information Sciences And Systems., The John Hopkins University, Mar. 2001, one page.
Zhong, H. et al., “Design Of VLSI Implementation-Oriented LDPC Codes,” IEEE Vehicular Technical Conference (VTC Fall), Oct. 2003, pp. 670-373.
Hocevar, Dale E., U.S. Appl. No. 11/119,100, filed Apr. 29, 2005, 30 pages, including 3 sheets of formal drawings.
Mohammad M. Mansour, et al., “Low-Power VLSI Decoder Architectures for LDPC Codes,” Proceedings ISPLED 2002, pp. 284-289.

Affiliated with

Also associated with

Rating

Layered decoding approach for low density parity check... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layered decoding approach for low density parity check..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layered decoding approach for low density parity check... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3822754