Lateral phase change memory

Details Lateral phase change memory Lateral phase change memory

2007-01-09

2007-01-09

Dickey, Thomas L. (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Bulk effect device

Bulk effect switching in amorphous material

C365S105000

Reexamination Certificate

active

10633874

ABSTRACT:
A lateral phase change cell may be formed over a semiconductor substrate. The lateral cell, in some embodiments, may be exposed to light so that the same cell may be addressed by both optical and electrical signals.

REFERENCES:
patent: 3820150 (1974-06-01), Nicolaides
patent: 4203123 (1980-05-01), Shanks
patent: 5166758 (1992-11-01), Ovshinsky et al.
patent: 5914893 (1999-06-01), Kozicki et al.
patent: 5933365 (1999-08-01), Klersy et al.
patent: 6189582 (2001-02-01), Reinberg et al.
patent: 6225142 (2001-05-01), Reinberg
patent: 6316784 (2001-11-01), Zahorik et al.
patent: 6605821 (2003-08-01), Lee et al.
patent: 6867425 (2005-03-01), Wicker
patent: 2004/0178403 (2004-09-01), Ovshinsky
patent: 2004/0245603 (2004-12-01), Lowrey et al.
Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C.., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, “Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors,” presented at 2003 19thIEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, Feb. 26-20, 2003.
Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., “An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, “Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., “A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Wicker, G.C., “Phase Change Memory and Method Therefor”, U.S. Appl. No. 10/318,984, filed Dec. 13, 2002.
Wicker, G.C., “Lateral Phase Change Memory and Method Therefor”, U.S. Appl. No. 10/319,204, filed Dec. 13, 2002.

Affiliated with

Also associated with

Rating

Lateral phase change memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lateral phase change memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lateral phase change memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3742808