Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2005-05-11
2008-11-18
Sorrell, Eron J (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S053000, C710S058000, C710S060000
Reexamination Certificate
active
07454538
ABSTRACT:
Data from a source domain operating at a first data rate is transferred to a FIFO in another domain operating at a different data rate. The FIFO buffers data before transfer to a sink for further processing or storage. A source side counter tracks space available in the FIFO. In disclosed examples, the initial counter value corresponds to FIFO depth. The counter decrements in response to a data ready signal from the source domain, without delay. The counter increments in response to signaling from the sink domain of a read of data off the FIFO. Hence, incrementing is subject to the signaling latency between domains. The source may send one more beat of data when the counter indicates the FIFO is full. The last beat of data is continuously sent from the source until it is indicated that a FIFO position became available; effectively providing one more FIFO position.
REFERENCES:
patent: 5506969 (1996-04-01), Wall et al.
patent: 5513224 (1996-04-01), Holt
patent: 5604866 (1997-02-01), Kolb et al.
patent: 6098139 (2000-08-01), Giacobbe et al.
patent: 6101329 (2000-08-01), Graef
patent: 6115760 (2000-09-01), Lo et al.
patent: 6529570 (2003-03-01), Miller et al.
patent: 6892253 (2005-05-01), Robertson
patent: 2002/0172156 (2002-11-01), Sandbote
Newton, Harry, Newton's Telecom Dictionary, Feb. 2002, CMP books, 18th Edition, p. 682.
Augsburg Victor Roberts
Bridges Jeffrey Todd
Clancy Robert Douglas
Dieffenderfer James Norris
Dockser Kenneth Alan
Agusta Joseph B.
Pauley Nicholas J.
QUALCOMM Incorporated
Rouse Thomas
Sorrell Eron J
LandOfFree
Latency insensitive FIFO signaling protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latency insensitive FIFO signaling protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latency insensitive FIFO signaling protocol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4026830