Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
1999-08-05
2001-03-13
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S121000, C326S093000
Reexamination Certificate
active
06201415
ABSTRACT:
FIELD
This invention relates to the field of semiconductor logic devices, and more particularly to the clocking of data in domino circuits.
BACKGROUND
In the field of semiconductor devices, the frequency of operation of the devices is constantly increasing. For clocked logic devices, the time to evaluate, which is the time allotted for a logic input to propagate to a logic output, is constantly decreasing and this increases the opportunity for corruption of the data outputs of these devices. For domino circuits this problem is especially acute, since the time to evaluate is one-half of the clock period.
In domino circuits, data is received on a first transition of the clock, evaluated, and latched on the next transition of the clock. Such paths are difficult to design, since time cannot be borrowed from the previous cycle as in the case of static circuits, and, as mentioned above, the time to evaluate is one-half of the clock period.
Since the time to evaluate in a domino circuit is one-half of a clock period, the speed of a domino circuit can limit the clock frequency of the system. For example, if the output signal of a domino circuit misses the setup time to a latch by t nanoseconds and the clock period is T, then the frequency of the chip is reduced to 1/(T−2t). In contrast, for a path which does not have domino circuits, not meeting the setup time by an equal amount will reduce the frequency to 1(T−t), or only one-half the amount as for domino circuits.
Time borrowing domino circuits are known in the art, but they have several disadvantages. First, to obtain a complementary output of a domino circuit, an extra inverter and its accompanying delay is required. Second, when following a domino circuit with a multiplexor, a multiplexor delay is encountered. Each of these delays tends to slow the operation of the domino circuits and to increase the likelihood of data corruption as the frequency of operation is increased.
For these and other reasons there is a need for the present invention.
SUMMARY
For one embodiment of the present invention, an integrated circuit comprises a latched time borrowing domino circuit having a first input receive a clock signal and a second input receive a logic signal. The latched time borrowing domino circuit is coupled to a circuit and provides a multiplexor function and complementary logic outputs without adding a logic gate delay.
REFERENCES:
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5661675 (1997-08-01), Chin et al.
patent: 5671151 (1997-09-01), Williams
patent: 5796282 (1998-08-01), Sprague et al.
patent: 5825208 (1998-10-01), Levy et al.
patent: 5831990 (1998-11-01), Queen et al.
patent: 5892372 (1999-04-01), Ciraula et al.
patent: 5896046 (1999-04-01), Bjorksten et al.
patent: 6049231 (2000-04-01), Bosshart
patent: 6087855 (2000-07-01), Frederick, Jr. et al.
patent: 6108805 (2000-08-01), Rajsuman
Bryant, R.E., “Graph-Based Algorithms for Boolean Function Manipulation”,IEEE Transactions on Computers, C-35 (8), 677-691, (1986).
Chakradhar, S.T., et al., “An Exact Algorithm for Selecting Partial Scan Flip-Flops”, Proceedings, 31st Design Automation Conference, San Diego, California, 81-86, (1994).
Chakravarty, S., “On the Complexity of Using BDDs for the Synthesis and Analysis of Boolean Circuits”, 27th Annual Allerton Conference on Communication, Control, and Computing, Allerton House, Monticello, Illinois, 730-739, (1989).
Patra, P., et al., “Automated Phase Assignment for the Synthesis of Low Power Domino Circuits”, Proceedings of the 36th ACM/IEEE Conference on Design Automation, 379-384, (1999).
Puri, et al., “Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis”, International Conference on Computer Aided Design, (1996).
Thompson, S., et al., “Dual Threshold Voltages and Substrate Bias: Keys to High Performance, Low Power, 0.1 um Logic Designs”, 1997 Symposium on VLSI Technology Digest of Technical Papers, 69-70, (1997).
Intel Corporation
Le Don Phu
Schwegman Lundberg Woessner & Kluth P.A.
Tokar Michael
LandOfFree
Latched time borrowing domino circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latched time borrowing domino circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latched time borrowing domino circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2485919