Latch up protection and yield improvement device for IC array

Details Latch up protection and yield improvement device for IC array Latch up protection and yield improvement device for IC array

1998-03-09

2000-02-22

Dutton, Brian

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257401, H01L 2976, H01L 2994, H01L 31062, H01L 31113, H01L 31119

Patent

active

060283416

ABSTRACT:
The integrated circuits array with latch up protection includes an active array and a guard array. The active array contains a plurality of integrated circuits devices having operational functions. The guard array abutting an outer peripheral portion of the active array contains a plurality of transistors for protecting the plurality of integrated circuits devices from latch up. In general, the active array can be functional circuits like a memory array or a read only memory (ROM) array. The plurality of transistors in the guard array can be formed simultaneously with transistors in the active array and have same structure with the transistors.

REFERENCES:
patent: 5063429 (1991-11-01), Crafts
patent: 5723882 (1998-03-01), Okabe et al.

Affiliated with

Also associated with

Rating

Latch up protection and yield improvement device for IC array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Latch up protection and yield improvement device for IC array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch up protection and yield improvement device for IC array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-522619