Electronic digital logic circuitry – Reliability – Fail-safe
Reexamination Certificate
2008-04-08
2008-04-08
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Reliability
Fail-safe
C326S044000, C327S534000, C327S536000, C327S537000
Reexamination Certificate
active
11369654
ABSTRACT:
An integrated circuit such as a programmable logic device integrated circuit is provided that contains body-biased metal-oxide-semiconductor transistors and latch-up prevention circuitry to prevent latch-up from occurring in metal-oxide-semiconductor transistors. Body bias signals can be received from an external source or generated internally. Body bias paths are used to distribute the body bias signals to the body terminals of the metal-oxide-semiconductor transistors. The latch-up prevention circuitry may include active n-channel and p-channel metal-oxide-semiconductor transistor latch-up prevention circuitry. The latch-up prevention circuitry monitors the states of power supply signals to determine whether a potential latch-up condition is present. If the latch-up prevention circuitry determines that a core logic power supply signal and ground power supply have become valid while a body bias signal is not valid, a body bias path can be clamped at a safe voltage to prevent latch-up from occurring in the metal-oxide-semiconductor transistors.
REFERENCES:
patent: 5341034 (1994-08-01), Matthews
patent: 5422591 (1995-06-01), Rastegar et al.
patent: 5610533 (1997-03-01), Arimoto et al.
patent: 5689144 (1997-11-01), Williams
patent: 5703522 (1997-12-01), Arimoto et al.
patent: 5744996 (1998-04-01), Kotzle et al.
patent: 5781062 (1998-07-01), Mashiko et al.
patent: 5841694 (1998-11-01), Wong
patent: 5852552 (1998-12-01), Kwon
patent: 5854561 (1998-12-01), Arimoto et al.
patent: 5905402 (1999-05-01), Kim et al.
patent: 5942784 (1999-08-01), Harima et al.
patent: 6157691 (2000-12-01), Wei
patent: 6232793 (2001-05-01), Arimoto et al.
patent: 6271713 (2001-08-01), Krishnamurthy
patent: 6292639 (2001-09-01), Inoue et al.
patent: 6343044 (2002-01-01), Hsu et al.
patent: 6351176 (2002-02-01), Houston
patent: 6366482 (2002-04-01), Jeong
patent: 6373281 (2002-04-01), Chuang et al.
patent: 6429726 (2002-08-01), Bruneau et al.
patent: 6476372 (2002-11-01), Merrill et al.
patent: 6484265 (2002-11-01), Borkar et al.
patent: 6525559 (2003-02-01), Wu et al.
patent: 6535034 (2003-03-01), Wong
patent: 6549032 (2003-04-01), Shumarayev et al.
patent: 6559708 (2003-05-01), Notani
patent: 6590440 (2003-07-01), Williams et al.
patent: 6597203 (2003-07-01), Forbes
patent: 6605981 (2003-08-01), Bryant et al.
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6650141 (2003-11-01), Agrawal et al.
patent: 6670655 (2003-12-01), Lukes et al.
patent: 6731158 (2004-05-01), Hass
patent: 6744301 (2004-06-01), Tschanz et al.
patent: 6777978 (2004-08-01), Hart et al.
patent: 6972593 (2005-12-01), Wang et al.
patent: 6972599 (2005-12-01), Forbes
patent: 6980033 (2005-12-01), Forbes
patent: 7098689 (2006-08-01), Tuan et al.
patent: 7112997 (2006-09-01), Liang et al.
patent: 2001/0012673 (2001-08-01), Gyu-chul
patent: 2002/0005750 (2002-01-01), Kao et al.
patent: 2002/0024378 (2002-02-01), Forbes et al.
patent: 2002/0029352 (2002-03-01), Borkar et al.
patent: 2002/0030533 (2002-03-01), De et al.
patent: 2002/0031028 (2002-03-01), Forbes et al.
patent: 2002/0033730 (2002-03-01), Yao et al.
patent: 2002/0044076 (2002-04-01), Yao et al.
patent: 2002/0079951 (2002-06-01), Borkar et al.
patent: 2002/0118569 (2002-08-01), Jeong et al.
patent: 2002/0140496 (2002-10-01), Keshavarzi et al.
patent: 2002/0155671 (2002-10-01), Lukes et al.
patent: 2002/0163377 (2002-11-01), Bruneau et al.
patent: 2002/0171461 (2002-11-01), Yamazaki et al.
patent: 2002/0171468 (2002-11-01), Bryant et al.
patent: 2002/0179876 (2002-12-01), Pang et al.
patent: 2003/0001633 (2003-01-01), Gresham
patent: 2003/0001663 (2003-01-01), Zhang
patent: 2003/0005378 (2003-01-01), Tschanz et al.
patent: 2003/0016078 (2003-01-01), Hinterscher
patent: 2003/0038668 (2003-02-01), Zhang et al.
patent: 2003/0053335 (2003-03-01), Hart et al.
patent: 2003/0067042 (2003-04-01), Kaatz
patent: 2003/0080802 (2003-05-01), Ono et al.
patent: 2003/0141929 (2003-07-01), Casper et al.
patent: 2003/0151428 (2003-08-01), OuYang
patent: 2003/0208611 (2003-11-01), Weber et al.
patent: 2003/0209752 (2003-11-01), Cai et al.
patent: 2003/0218478 (2003-11-01), Sani et al.
patent: 2004/0016977 (2004-01-01), Miyazaki et al.
patent: 2004/0123170 (2004-06-01), Tschanz et al.
patent: 2005/0036346 (2005-02-01), Kim et al.
patent: 2005/0231274 (2005-10-01), Wu
patent: 2005/0258862 (2005-11-01), Rahim et al.
patent: 2005/0280437 (2005-12-01), Lewis et al.
patent: 2006/0038605 (2006-02-01), Pineda De Gyves et al.
patent: 2006/0019382 (2006-06-01), Shumarayev et al.
patent: 2006/0119382 (2006-06-01), Shumarayev et al.
patent: 0 732 796 (1996-09-01), None
U.S. Appl. No. 11/420,736, filed May 27, 2006.
U.S. Appl. No. 11/420,737, filed May 27, 2006.
“Challenges For Low-Power And High-Performance Chips”, IEEE Design & Test Of Computers, Jul.-Sep. 1998, pp. 119-124.
Kawaguchi et al., “Dynamic Leakage Cut-Off Scheme For Low-Voltage SRAM's”, IEEE, Symposium On VLSI Circuits Digest Of Technical Papers, 1998, pp. 140-141.
Nose et al., “Voltage Dependant Gate Capacitance And Its Impact In Estimating Power And Delay of CMOS Digital Circuits With Low Supply Voltage”, ISLPED, 2000, pp. 228-230.
Zyuban et al., “Low Power Integrated Scan-Retention Mechanism”, ISLPED, Aug. 12-14, 2002, pp. 98-102.
Das et al., “Ultra Low-Leakage Power Strategies For Sub-1 V VLSI:Novel Circuit Styles And Design Methodologies For Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology”, 16thInternational Conference on VLSI Design, 2003, 6 pgs.
Yeap, “Leakage Current In Low Standby Power And High Performance Devices: Trends And Challenges”, ISPD, Apr. 7-10, 2002, pp. 22-27.
Huang et al., “Scalability And Biasing Strategy For CMOS With Active Well Bias”, AbstractOnly, Symposium On VLSI Technology, 2001, 1 pg.
Kawaguchi et al., “FP 12.4: A CMOS Scheme For 0.5V Supply Voltage With Pico-Ampere Standby Current”, IEEE, 1998, pp. 12.4-1 to 12.4-10.
Heo et al., “Dynamic Fine-Grain Leakage Reduction Using Leakage -Biased Bitlines”, 29thAnnual International Symposium For Computer Architecture (ISCA-29), May 2002, 11 pgs.
Kosonocky et al., “Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias”, ISLPED, Aug. 6-7, 2001, pp. 165-169.
Kim et al., “Dynamic VTH Scaling Scheme For Active Leakage Power Reduction”, Design, Automation And Test In Europe Conference And Exhibition, Mar. 2005, 5 pgs.
Gayasenet al., “Reducing Leakage Energy In FPGAs Using Region-Constrained Placement”, FPGA, Feb. 22-24, 2004, 8 pgs.
Chen et al., “Low-Power Technology Mapping for FPGA Architectures With Dual Supply Voltage”, FPGA, Feb. 22-24, 2004, 9 pgs.
Li et al., “Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics”, FPGA, Feb. 22-24, 2004, 9 pgs.
Anderson et al., “Active Leakage Power Optimization For FPGAs”, FPGA, Feb. 22-24, 2004, pp. 34-41.
Kosonocky et al., “Low-Power Circuits And Technology For Wireless Digital Systems”, IBM J. Res. & Dev., vol. 47, No. 2/3, Mar./May 2003, pp. 283-298.
Sakurai, “Low Power Design Of Digital Circuits”, pp. 1-5, no date.
Sakurai, “Recent Topics For Realizing Low-Power, High-Speed VSLIs”, 6 pgs, no date.
Sakurai, “Recent Topics For Realizing Low-Power, High-Speed VSLIs”, Workshop on Advanced CMOS, Oct. 31, 2001, 24 pgs.
Heo et al., “Leakage-Biased Domino Circuits For Dynamic Fine-Grain Leakage Reduction”, Symposium On VLSI Circuits, June 2002, 4 pgs.
Tschanz et al., “Dynamic Sleep Transistor And Body Bias For Active Leakage Power Control Of Microprocessors”, IEEE Journal Of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1838-1845.
Miyazaki et al., “A 1.2-GIPS/W Microprocessor Using Speed-Adaptive Threshold-Voltage CMOS With Forward Bias”, IEEE Journal Of Solid-State Circuits, vol. 37, No. 2, Feb. 2002, pp. 210-217.
Tschanz et al., “Adaptive Body Bias For Reducing Impacts Of Die-T
Altera Corporation
Chang Daniel
Treyz G. Victor
LandOfFree
Latch-up prevention circuitry for integrated circuits with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Latch-up prevention circuitry for integrated circuits with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Latch-up prevention circuitry for integrated circuits with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3913718