Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Polycrystalline semiconductor
Reexamination Certificate
2003-03-17
2004-03-30
Nebling, John (Department: 2812)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Polycrystalline semiconductor
C438S166000, C438S478000, C438S479000, C438S482000, C438S486000, C438S488000, C438S491000, C438S514000
Reexamination Certificate
active
06713371
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to a method to enhance grain size in polycrystalline silicon, called polysilicon. Larger grain size in polysilicon is advantageous for many uses, particularly in thin film transistors (TFTs).
One of the major obstacles to the use of polysilicon thin film as a semiconductor in active devices is the relatively small grain sizes (around 0.05 micron or less) of polysilicon thin films deposited by such methods as low-pressure chemical vapor deposition and sputtering. A film with small grain size has a larger number of grain boundaries, decreasing carrier mobility. Typical electron mobilities in polysilicon films made using these methods are on the order of 10 cm
2
/volt-second, two orders of magnitude lower than electron mobilities in bulk silicon.
The poor electrical performance caused by grain boundaries in the channel region limits the use of TFTs largely to low-temperature flat panel displays. It is believed that electrical properties of TFTs can be improved if the grain size is enhanced and the number of grain boundaries in the channel region minimized.
There is a need, therefore, to enhance grain size in polysilicon thin films.
SUMMARY OF THE INVENTION
The present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims. In general, the invention is directed to a method to enhance grain size in polysilicon films while avoiding formation of hemispherical grains.
A preferred embodiment provides for a method for crystallizing silicon, the method comprising embedding deposited silicon nuclei within a matrix of amorphous silicon and crystallizing from the embedded silicon nuclei.
Another preferred embodiment provides for a method for crystallizing silicon. The method comprises depositing a first layer of amorphous silicon; depositing silicon nuclei on the first layer of amorphous silicon; depositing a second layer of amorphous silicon over the first layer and the nuclei, wherein conversion of the first layer to hemispherical grains before deposition of the second layer is substantially prevented; and annealing the first and second layers of amorphous silicon to induce crystallization. A related embodiment provides for a thin film transistor comprising polysilicon, wherein the polysilicon is formed by such a method.
In a different preferred-embodiment, a monolithic three dimensional memory array comprising memory cells, said memory cells comprising polysilicon, is provided for. In this embodiment, any of said polysilicon is crystallized by a method comprising embedding deposited silicon nuclei between layers of amorphous silicon and crystallizing from the embedded silicon nuclei. A related embodiment provides for a thin film transistor comprising a channel region formed by a method comprising embedding deposited silicon nuclei between layers of amorphous silicon; and annealing the nuclei and amorphous silicon layers.
Another embodiment provides for a method for crystallizing silicon, the method comprising depositing a first layer of amorphous silicon, depositing silicon nuclei on the first layer of amorphous silicon, changing conditions to inhibit formation of hemispherical grains, depositing a second layer of amorphous silicon over the first layer and nuclei, and annealing the nuclei and silicon layers.
Other preferred embodiments arc provided, and each of the preferred embodiments can be used alone or in combination with one another.
REFERENCES:
patent: 5753541 (1998-05-01), Shimizu
patent: 5821152 (1998-10-01), Han et al.
patent: 5893747 (1999-04-01), Yang
patent: 5923968 (1999-07-01), Yamazaki et al.
patent: 6121120 (2000-09-01), Wakabayashi et al.
patent: 6146966 (2000-11-01), Hirota et al.
patent: 6190949 (2001-02-01), Noguchi et al.
patent: 6191011 (2001-02-01), Gilboa et al.
patent: 6204156 (2001-03-01), Ping
patent: 6271134 (2001-08-01), Ha et al.
patent: 6387779 (2002-05-01), Yi et al.
patent: 6391749 (2002-05-01), Park et al.
patent: 2001/0001211 (2001-05-01), Tanaka et al.
patent: 2002/0022347 (2002-02-01), Park et al.
patent: 2002/0084535 (2002-07-01), Lee et al.
patent: 03060026 (1991-03-01), None
Bo, Xiang-Zheng., et al. ,“Spatialy Selective Single-Grain Silicon Films Induced by Hydrogen Plasma Seeding”,J. Vac. Sci. Technol. B 20(3), (2002), 818-921.
Subramanian, Vivek., et al. ,“Controlled Two-Step Solid-Phase CrystallizatiOn for High-Performance Polysilicon TFTs”,IEEE Electron Device Lettersvol.: 18 Issue: 8, Aug. 1997, (1997),378-381.
Yamauchi, N.,et al. ,“Polycrystalline silicon thin films processed with silicon ion implantation and subsequent solid-phase crystallization: Theory, experiments, and thin-film transistor applications”,Journal of Applied Physics, vol. 75, (1994),3235-3257.
Isaac Stanetta
Matrix Semiconductor Inc.
Nebling John
Squyres Pamela J.
LandOfFree
Large grain size polysilicon films formed by nuclei-induced... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Large grain size polysilicon films formed by nuclei-induced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Large grain size polysilicon films formed by nuclei-induced... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3246077