Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate
2006-10-31
2006-10-31
Potter, Roy (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With structure for mounting semiconductor chip to lead frame
C257S666000, C438S123000
Reexamination Certificate
active
07129569
ABSTRACT:
A method for fabricating large die package structures is provided wherein at least portions of the leadtips of at least a plurality of leadfingers of a leadframe are electrically insulated. A die is positioned on the electrically insulated leadtips. The die is electrically connected to at least a plurality of the leadfingers.
REFERENCES:
patent: 5177032 (1993-01-01), Fogal et al.
patent: 5550087 (1996-08-01), Brossart
patent: 5886405 (1999-03-01), Kim et al.
Caparas Jose Alvin
Ku Jae Hun
Punzalan Jeffrey D.
Ishimaru Mikio
Potter Roy
St Assembly Test Services Ltd.
LandOfFree
Large die package structures and fabrication method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Large die package structures and fabrication method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Large die package structures and fabrication method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664319