Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2007-01-09
2007-01-09
Chen, Kin-Chan (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S723000, C438S745000
Reexamination Certificate
active
10278968
ABSTRACT:
A method for fabricating a microelectronic fabrication employs an undoped silicate glass layer as an etch stop layer when etching a doped silicate glass layer with an anhydrous hydrofluoric acid etchant. The method is particularly useful for forming a patterned salicide blocking dielectric layer when fabricating a complementary metal oxide semiconductor device.
REFERENCES:
patent: 5550082 (1996-08-01), Wolfe et al.
patent: 5728618 (1998-03-01), Tseng
patent: 5817580 (1998-10-01), Violette
patent: 5869396 (1999-02-01), Pan et al.
patent: 6025267 (2000-02-01), Pey et al.
patent: 6187655 (2001-02-01), Wang et al.
patent: 6303447 (2001-10-01), Chhagan et al.
patent: 6348389 (2002-02-01), Chou et al.
patent: 6530380 (2003-03-01), Zhou et al.
Hawley's Condensed Chenical Dictionary, Richard J. Lewis, Sr., Thirteenth edition, p. 589.
S. Wolf “Silicon Processing for the VLSI Era”, vol. 1. 1986, pp. 532-533.
Chen Dian-Hau
Chen Yen-Ming
Kuo Kang-Min
Lai Chia-Hung
Lee Yu-Hua
Chen Kin-Chan
Taiwan Semiconductor Manufacturing Co. Ltd.
Tung & Associates
LandOfFree
Laminated silicate glass layer etch stop method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Laminated silicate glass layer etch stop method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Laminated silicate glass layer etch stop method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3795210