L2 cache controller with slice directory and unified cache...

Details L2 cache controller with slice directory and unified cache... L2 cache controller with slice directory and unified cache...

2005-02-10

2009-02-10

Peikari, B. James (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S122000, C711S003000, C711S205000, C711S120000

Reexamination Certificate

active

07490200

ABSTRACT:
A cache memory logically partitions a cache array having a single access/command port into at least two slices, and uses a first cache directory to access the first cache array slice while using a second cache directory to access the second cache array slice, but accesses from the cache directories are managed using a single cache arbiter which controls the single access/command port. In the illustrative embodiment, each cache directory has its own directory arbiter to handle conflicting internal requests, and the directory arbiters communicate with the cache arbiter. An address tag associated with a load request is transmitted from the processor core with a designated bit that associates the address tag with only one of the cache array slices whose corresponding directory determines whether the address tag matches a currently valid cache entry. The cache array may be arranged with rows and columns of cache sectors wherein a given cache line is spread across sectors in different rows and columns, with at least one portion of the given cache line being located in a first column having a first latency and another portion of the given cache line being located in a second column having a second latency greater than the first latency. The cache array outputs different sectors of the given cache line in successive clock cycles based on the latency of a given sector.

REFERENCES:
patent: 5896548 (1999-04-01), Ofek
patent: 6408362 (2002-06-01), Arimilli
patent: 6442653 (2002-08-01), Arimilli
patent: 6769081 (2004-07-01), Parulkar
patent: 6859862 (2005-02-01), Liao et al.
patent: 2002/0065988 (2002-05-01), Lasserre et al.
patent: 2004/0205275 (2004-10-01), Bell et al.
patent: 2004/0215888 (2004-10-01), Arimilli et al.
patent: 2005/0172091 (2005-08-01), Rotithor

Affiliated with

Also associated with

Rating

L2 cache controller with slice directory and unified cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with L2 cache controller with slice directory and unified cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and L2 cache controller with slice directory and unified cache... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4126448