L2 cache array topology for large cache with different...

Details L2 cache array topology for large cache with different... L2 cache array topology for large cache with different...

2008-04-29

2008-04-29

Bragdon, Reginald (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S122000, C711S154000

Reexamination Certificate

active

11054930

ABSTRACT:
A cache memory logically associates a cache line with at least two cache sectors of a cache array wherein different sectors have different output latencies and, for a load hit, selectively enables the cache sectors based on their latency to output the cache line over successive clock cycles. Larger wires having a higher transmission speed are preferably used to output the cache line corresponding to the requested memory block. In the illustrative embodiment the cache is arranged with rows and columns of the cache sectors, and a given cache line is spread across sectors in different columns, with at least one portion of the given cache line being located in a first column having a first latency, and another portion of the given cache line being located in a second column having a second latency greater than the first latency. One set of wires oriented along a horizontal direction may be used to output the cache line, while another set of wires oriented along a vertical direction may be used for maintenance of the cache sectors. A given cache line is further preferably spread across sectors in different rows or cache ways. For example, a cache line can be 128 bytes and spread across four sectors in four different columns, each sector containing 32 bytes of the cache line, and the cache line is output over four successive clock cycles with one sector being transmitted during each of the four cycles.

REFERENCES:
patent: 5896548 (1999-04-01), Ofek
patent: 6408362 (2002-06-01), Arimilli et al.
patent: 6442653 (2002-08-01), Arimilli et al.
patent: 6769081 (2004-07-01), Parulkar
patent: 6859862 (2005-02-01), Liao
patent: 2004/0215888 (2004-10-01), Arimilli
patent: 2005/0172091 (2005-08-01), Rotithor et al.

Affiliated with

Also associated with

Rating

L2 cache array topology for large cache with different... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with L2 cache array topology for large cache with different..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and L2 cache array topology for large cache with different... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3927377