Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1999-07-22
2000-03-07
Quach, T. N.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438631, 438633, 438637, 438634, H01L 214763
Patent
active
060339810
ABSTRACT:
A method to eliminate voids in the dielectric oxide between closely spaced conducting lines is achieved. A substrate is provided. Narrowly spaced conductive lines are provided on the substrate. A high density plasma (HDP) dielectric layer is deposited overlying the conductive lines and the substrate. The HDP layer is etched through to expose the edges of the conducting lines. An insulating layer is deposited overlying the HDP layer and conducting lines. A chemical mechanical polishing (CMP) is used to remove the peaks of the insulating layer, exposing the HDP layer in the area overlying the conducting lines. The exposed HDP layer is etched away exposing the top surface of the conducting lines. The insulating layer is then selectively etched away. Spacers may then be added along the sidewalls of the conductor. Finally, a second HDP layer is deposited overlying the first dielectric layer and conducting lines free from voids. The integrated circuit device is completed.
REFERENCES:
patent: 5310700 (1994-05-01), Lien et al.
patent: 5393709 (1995-02-01), Lur et al.
patent: 5494854 (1996-02-01), Jain
patent: 5545919 (1996-08-01), Ueda et al.
patent: 5641712 (1997-06-01), Grivna et al.
patent: 5665657 (1997-09-01), Lee
patent: 5679606 (1997-10-01), Wang et al.
patent: 5721173 (1998-02-01), Yano et al.
patent: 5728621 (1998-03-01), Zheng et al.
patent: 5817567 (1998-10-01), Jang et al.
patent: 5858870 (1999-01-01), Zheng et al.
Broomfield, M., "HDP Dielectric BEOL Gapfill: A Process for Manufacturing," Advanced Semiconductor Manufacturing Conference and Workshop, 1996, ASMC 96 Proceedings, IEEE/SEMI 1996, pp. 255-258.
Kim, J., et al., "Characterization of the HDP-CVD Oxide as Interlayer Dielectric Material for Subs-quarter Micron CMOS," Interconnect Technology Conference, Proceedings of the IEEE 1998 International, pp. 274-276.
Lee Yu-Hua
Wu Cheng-Ming
Ackerman Stephen B.
Pike Rosemary L.S.
Quach T. N.
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Keyhole-free process for high aspect ratio gap filing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Keyhole-free process for high aspect ratio gap filing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Keyhole-free process for high aspect ratio gap filing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-362601