Jitter suppression circuit for clock signals used for sending da

Details Jitter suppression circuit for clock signals used for sending da Jitter suppression circuit for clock signals used for sending da

1994-09-29

1998-05-26

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375375, 370102, 370108, H04L 700, H04L 2536

Patent

active

057578710

ABSTRACT:
A jitter suppression circuit for a synchronous transmission network has a write clock generator for carrying out positive or negative stuffing, a buffer memory for storing data related to the main signals, a byte-bit converter, a clock mask, an N-phase clock generator, a read clock generator, and a smoothing unit. The byte-bit converter has an accumulator for accumulating bits related to the positive or negative stuffing according to the byte stuffing signal and a distributor for distributing the accumulated bits according to a moving average for a predetermined period, to generate smoothed bit stuffing signals. The clock mask masks clock signals corresponding to overhead bytes among the received clock signals. The N-phase clock generator divides the period of the output clock signal of the clock mask by N, to generate N-phase clock signals. The read clock generator sequentially selects the N-phase clock signals according to the bit stuffing signals, to generate clock signals for reading the buffer memory. The smoothing unit reads the data stored in the buffer memory according to the clock signals generated by the read clock generator while smoothing the masked clock signals corresponding to the overhead signals, and saves the smoothed read data for an asynchronous transmission network.

REFERENCES:
patent: 4596026 (1986-06-01), Cease et al.
patent: 4920547 (1990-04-01), Murakami
patent: 5268937 (1993-12-01), Marbot
patent: 5442664 (1995-08-01), Rust et al.
patent: 5488639 (1996-01-01), MacWilliams et al.

Affiliated with

Also associated with

Rating

Jitter suppression circuit for clock signals used for sending da does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Jitter suppression circuit for clock signals used for sending da, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jitter suppression circuit for clock signals used for sending da will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1972906