Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-06-26
2000-09-26
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257336, 257344, H01L 2972
Patent
active
061246107
ABSTRACT:
A method is provided for isotropically etching pairs of sidewall spacers to reduce the lateral thickness of each sidewall spacer. In an embodiment, first and second pairs of sidewall spacers are concurrently formed upon the opposed sidewall surfaces of respective first and second gate conductors. The first and second gate conductors are spaced laterally apart upon isolated first and second active areas of a semiconductor substrate, respectively. Advantageously, a single set of sidewall spacer pairs are used as masking structures during the formation of source and drain regions of an NMOS transistor and LDD areas of a PMOS transistor. That is, the n source/drain ("S/D") implant is self-aligned to the outer lateral edge of the first pair of sidewall spacers prior to reducing the lateral thicknesses of the sidewall spacers. However, the p.sup.- LDD implant is self-aligned to the outer lateral edge of the second pair of sidewall spacers after the spacer thicknesses have been reduced. Therefore, multiple pairs of sidewall spacers need not be formed laterally adjacent the sidewall surfaces of the gate conductors to vary the spacing between the implant regions and the gate conductors of the ensuing integrated circuit.
REFERENCES:
patent: 4172260 (1979-10-01), Okabe et al.
patent: 4222062 (1980-09-01), Trotter et al.
patent: 4356623 (1982-11-01), Hunter
patent: 4463491 (1984-08-01), Goldman et al.
patent: 4638347 (1987-01-01), Iyer
patent: 4652897 (1987-03-01), Okuyama et al.
patent: 4672419 (1987-06-01), McDavid
patent: 4737828 (1988-04-01), Brown
patent: 4788663 (1988-11-01), Tanaka et al.
patent: 4818714 (1989-04-01), Haskell
patent: 4818715 (1989-04-01), Chao
patent: 4835112 (1989-05-01), Pfiester et al.
patent: 4843023 (1989-06-01), Chiu et al.
patent: 4868617 (1989-09-01), Chiao et al.
patent: 4949136 (1990-08-01), Jain
patent: 4951100 (1990-08-01), Parillo
patent: 4952825 (1990-08-01), Toshida
patent: 4968639 (1990-11-01), Bergonzoni
patent: 4971922 (1990-11-01), Watabe et al.
patent: 4994404 (1991-02-01), Sheng et al.
patent: 4994869 (1991-02-01), Matloubian et al.
patent: 5015598 (1991-05-01), Verhaar
patent: 5091763 (1992-02-01), Sanchez
patent: 5119152 (1992-06-01), Mizuno
patent: 5153145 (1992-10-01), Lee et al.
patent: 5168072 (1992-12-01), Moslehi
patent: 5216268 (1993-06-01), Chen et al.
patent: 5221632 (1993-06-01), Kurimoto et al.
patent: 5241203 (1993-08-01), Hsu et al.
patent: 5254866 (1993-10-01), Ogoh
patent: 5258319 (1993-11-01), Inuishi et al.
patent: 5274261 (1993-12-01), Chen
patent: 5278441 (1994-01-01), Kang et al.
patent: 5286664 (1994-02-01), Horiuchi
patent: 5296401 (1994-03-01), Mitsui et al.
patent: 5324974 (1994-06-01), Liao
patent: 5332914 (1994-07-01), Hazani
patent: 5334870 (1994-08-01), Katada et al.
patent: 5341003 (1994-08-01), Obinata
patent: 5369297 (1994-11-01), Kusunoki et al.
patent: 5371394 (1994-12-01), Ma et al.
patent: 5386133 (1995-01-01), Hiroki et al.
patent: 5405791 (1995-04-01), Ahmad et al.
patent: 5422506 (1995-06-01), Zamapian
patent: 5424234 (1995-06-01), Kwon
patent: 5432106 (1995-07-01), Hong
patent: 5444282 (1995-08-01), Yamaguchi et al.
patent: 5460993 (1995-10-01), Hsu et al.
patent: 5470773 (1995-11-01), Liu et al.
patent: 5473184 (1995-12-01), Murai
patent: 5477070 (1995-12-01), Nam
patent: 5480814 (1996-01-01), Wuu et al.
patent: 5482880 (1996-01-01), Kaya
patent: 5493130 (1996-02-01), Dennison et al.
patent: 5498555 (1996-03-01), Lin
patent: 5501997 (1996-03-01), Lin et al.
patent: 5510279 (1996-04-01), Chien et al.
patent: 5510284 (1996-04-01), Yamauchi
patent: 5512771 (1996-04-01), Hiroki et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5545578 (1996-08-01), Park et al.
patent: 5547885 (1996-08-01), Ogoh
patent: 5565369 (1996-10-01), Ko
patent: 5576556 (1996-11-01), Takemura et al.
patent: 5580804 (1996-12-01), Joh
patent: 5583067 (1996-12-01), Sanchez
patent: 5602045 (1997-02-01), Kimura
patent: 5607869 (1997-03-01), Yamazaki
patent: 5608240 (1997-03-01), Kumagai
patent: 5629220 (1997-05-01), Yang
patent: 5654215 (1997-08-01), Gardner et al.
patent: 5656518 (1997-08-01), Gardner et al.
patent: 5663586 (1997-09-01), Lin
patent: 5677224 (1997-10-01), Kadosh et al.
patent: 5696019 (1997-12-01), Chang
patent: 5705439 (1998-01-01), Chang
patent: 5710450 (1998-01-01), Chau et al.
patent: 5719425 (1998-02-01), Akram et al.
patent: 5739573 (1998-04-01), Kawaguchi
patent: 5741736 (1998-04-01), Orlowski et al.
patent: 5747373 (1998-05-01), Yu
patent: 5757045 (1998-05-01), Tsai et al.
patent: 5766969 (1998-06-01), Fulford, Jr. et al.
patent: 5789780 (1998-08-01), Fulford, Jr. et al.
patent: 5793089 (1998-08-01), Fulford, Jr. et al.
patent: 5837572 (1998-11-01), Gardner et al.
patent: 5846857 (1998-12-01), Ju
patent: 5847428 (1998-12-01), Fulford, Jr. et al.
patent: 5851866 (1998-12-01), Son
patent: 5869866 (1999-02-01), Fulford, Jr. et al.
patent: 5869879 (1999-02-01), Fulford, Jr. et al.
patent: 5882973 (1999-03-01), Gardner et al.
patent: 5895955 (1999-04-01), Gardner et al.
patent: 5898202 (1999-04-01), Fulford, Jr. et al.
patent: 5900666 (1999-05-01), Gardner et al.
Wolf, et al., Silicon Processing for the VLSI Era, Vol. 1: Process Technology, Lattice Press 1986, p. 183.
Ghandi, Sorab "VLSI Fabrication Principles and Gallium Arsenide," Second Edition, John Wiley and Sons, Inc. pp. 510, 514-517, 535-537 and 576-577.
Wolf, Stanley, "Silicon Processing for the VLSI era, Vol. 1,: Process Technology," Lattice Press, pp. 280-300.
Streetman, Solid State Electronic Devices, Prentice-Hall, Inc., 1995, pp. 319-321.
Patent Abstracts of Japan, Publication No. 06216151, published Aug. 5, 1994.
International Search Report for Application No. PCT/US99/03135 mailed Jun. 15, 1999.
Cheek Jon D.
Toprac Anthony J.
Wristers Derick J.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Kowert Robert C.
Wojciechowicz Edward
LandOfFree
Isotropically etching sidewall spacers to be used for both an NM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isotropically etching sidewall spacers to be used for both an NM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isotropically etching sidewall spacers to be used for both an NM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2102264