Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-08-04
1999-05-11
Martin-Wallace, Valencia
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257 68, 257296, 257304, 257315, 257320, H01L7/108;29/76;29/88
Patent
active
059030267
ABSTRACT:
An isolation structure providing electrical isolation in two dimensions between memory cells in semiconductor memory devices. The isolation structure comprises a trench formed in a substrate of a semiconductor memory device such as a Dynamic Random Access Memory (DRAM). The trench is lined with an insulating material and filled with polysilicon to form a floating gate. An electrical charge is then injected into the polysilicon floating gate. The isolation structure is located between memory cells in an array to provide isolation between cells in sub-micron spacing by combining the characteristics of trench and field isolation. The electrical charge is injected into the polysilicon floating gate by applying a charging voltage to the wordlines of the memory cell array. The charging voltage is applied periodically as necessary to maintain effective isolation. Two dimensional isolation is achieved by extending the trench to surround each pair of memory cells sharing a common bitline contact.
REFERENCES:
patent: Re34158 (1993-01-01), Watanabe et al.
patent: 4789885 (1988-12-01), Brighton et al.
patent: 4868631 (1989-09-01), Hollingsworth et al.
patent: 4896197 (1990-01-01), Mashiko
patent: 4922318 (1990-05-01), Thomas et al.
patent: 5061653 (1991-10-01), Teng
patent: 5111272 (1992-05-01), Miyashita et al.
patent: 5112772 (1992-05-01), Wilson et al.
patent: 5148247 (1992-09-01), Miura et al.
patent: 5170372 (1992-12-01), Wong
patent: 5179038 (1993-01-01), Kinney et al.
patent: 5248894 (1993-09-01), Beasom
patent: 5276338 (1994-01-01), Beyer et al.
patent: 5291047 (1994-03-01), Iwasa
patent: 5298450 (1994-03-01), Verret
patent: 5693971 (1997-12-01), Gonzalez
Martin-Wallace Valencia
Micro)n Technology, Inc.
LandOfFree
Isolation structure for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolation structure for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation structure for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-247061