Isolation process and structure for CMOS imagers

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S292000, C257S510000, C257SE31053

Reexamination Certificate

active

07091536

ABSTRACT:
A barrier implanted region of a first conductivity type located below an isolation region of a pixel sensor cell and spaced from a doped region of a second conductivity type of a photodiode of the pixel sensor cell is disclosed. The barrier implanted region is formed by conducting a plurality of deep implants at different energies and doping levels below the isolation region. The deep implants reduce surface leakage and dark current and increase the capacitance of the photodiode by acting as a reflective barrier to electrons generated by light in the doped region of the second conductivity type of the photodiode.

REFERENCES:
patent: 6310366 (2001-10-01), Rhodes et al.
patent: 6423993 (2002-07-01), Suzuki et al.
patent: 6569700 (2003-05-01), Yang
patent: 6590271 (2003-07-01), Liu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Isolation process and structure for CMOS imagers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Isolation process and structure for CMOS imagers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolation process and structure for CMOS imagers will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3693815

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.